

CMOS MSI

SYNCHRONOUS PRESETTABLE 4-BIT COUNTERS

The MC14160B – MC14163B are synchronous programmable counters constructed with complementary MOS P-Channel and N-Channel enhancement mode devices in a single monolithic structure. These counters are functionally equivalent to the 74160–74163 TTL counters.

Two are synchronous programmable BCD counters with asynchronous and synchronous clear inputs respectively (MC14160B, MC14162B). The other two are synchronous programmable 4-bit binary counters with the asynchronous and synchronous clear respectively (MC14161B, MC14163B).

- Internal Look-Ahead for Fast Counting
- Carry Output for N-Bit Cascading
- Synchronously Programmable
- Synchronous Counting
- Load Control Line
- Synchronous or Asynchronous Clear
- Positive Edge Clocked

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
VDD	DC Supply Voltage	-0.5 to +18.0	v
Vin. Vout	Input or Output Voltage (DC or Transient)	-0.5 to V _{DD} +0.5	V
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	±10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	~65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	•c

"Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P and D/DW" Packages: -7.0 mW"C From 65°C To 125°C

Ceramic "L" Packages: -12 mW"C From 100°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14160B MC14161B MC14162B MC14163B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648




D SUFFIX SOIC CASE 751B

ORDERING INFORMATION

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages.

BLOCK DIAGRAM



V_{DD} = Pin 16 V_{SS} = Pin 8

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

Characteristic		Symbo!	V _{DD} Vdc	−55°C		25°C			125°C		Unit
				Min	Max	Min	Тур#	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15		0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	Voн	5.0 10 15	4.95 9.95 14.95	111	4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voitage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0 10 15	-	1.5 3.0 4.0	_	2.25 4.50 6.75	1.5 3.0 4.0	<u>-</u>	1.5 3.0 4.0	Vdc
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"1" Level	ViH	5.0 10 15	3.5 7.0 11	_	3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	<u>-</u> -	Vdc
Output Drive Current (VOH = 2.5 Vdc) (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	Source	Юн	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	_ _ _ _	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8		-1.7 -0.36 -0.9 -2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	lOL	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2,25 ₋ 8.8	1 1 1	0.36 0.9 2.4		mAdc
Input Current		lin	15		± 0.1	_	± 0.00001	± 0.1	_	±1.0	μAdc
Input Capacitance (V _{in} = 0)	-	C _{in}	_	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package)		lDD	5.0 10 15		5.0 10 20	=	0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiëscent, Per Package) (C _L = 50 pF on all output buffers switching)		ΙŢ	5.0 10 15			$I_T = (1.1$	66 μΑ/kHz) (10 μΑ/kHz) (90 μΑ/kHz) (+ IDD			μAdc


[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \,\dot{p}F) + (C_L - 50) \,Vfk$$

where: I_T is in μA (per package), CL in pF, V = (VDD - VSS) in volts, f in kHz is input frequency, and k = 0.001.

PIN ASSIGNMENT



 $[\]ensuremath{^{**}}$ The formulas given are for the typical characteristics only at 25°C.

SWITCHING	CHARA	CTERISTICS	(C) = 50 pF	$T_{\Delta} = 25^{\circ}C$
-----------	-------	------------	-------------	----------------------------

Characteristic	Symbol	Vdc VDD	Min	Тур#	Max	Unit
Output Rise Time	tTLH					пв
		5.0	_	100	200	
		10		50	100	
		15		40	80	
Output Fall Time	tTHL					ns
		5.0		100	200	
		10	-	50	100	
		15	<u>_</u> –	40	80	
Propagation Delay Time	t _{PLH} ,	1				ns
	t _{PHL}	1				ŀ
Clock to Q						
tp_H, tpHL = (0.90 ns/pF) CL + 305 ns		5.0	_	350	700	
tpLH, tpHL = (0.36 ns/pF) CL + 132 ns		10	_	150	300	
tp _{LH} , tp _{HL} = (0.26 ns/pF) C _L + 87 ns		15	_	100	200	
Clock to Carry Out		l				
tр∟н, tрн∟ = (0.90 ns/pF) С∟ + 395 ns tр∟н, tрн∟ = (0.36 ns/pF) С∟ + 167 ns		5.0		440	880	
tp _{LH} , tp _{HL} = (0.26 ns/pF) C _L + 112 ns		10	_	185	370	
TE to Carry Out	1	15	P.444	125	250	
tp _{LH} , tp _{HL} = (0.90 ns/pF) C _L + 225 ns		5.0	_	300	600	
tp_H, tpHL = (0.36 ns/pF) CL + 112 ns		10		130	260	
tpLH, tpHL = (0.26 ns/pF) CL + 77 ns	ı	15		90	180	
Clear to Q (MC14160B, MC14161B only)						
t_{PLH} , $t_{PHL} = (0.90 \text{ ns/pF}) C_{L} + 110 \text{ ns}$		5.0	_	350	700	
tPLH, $tPHL = (0.36 ns/pF) CL + 37 ns$		10	_	150	300	
tp_H, tpHL = (0.26 ns/pF) CL + 22 ns		15		100	200	
Setup Times						
Data to Clock	t _{su}	5.0	320	160	_	ns
		10	130	65	_	
1		15	90	45	- 1	
Load to Clock		5.0	600	300	-	
		10	260	130	_	
Enable to Clock (PE or TE)		15	180	90	_	
Enable to Cibox (FE of FE)		5.0 10	420 170	210	_	
	Ì	15	120	85 60		
Clear to Clock (MC14162B, MC14163B only)		5.0	310	155		
· · · · · · · · · · · · · · · · · · ·		10	110	55	_	
	i	15	70	35	_	
Hold Times						
Clock to Data	,	5.0	10			
3.000.10 24.10	t _h	10	-10 -5	-60 25		ns
		15	0	- 25 - 15	_	
				_ ,,	!	
Clock to Load	į į	5.0	- 40	- 195	1	
		10	-10	~80	_	
		15	-5	-50	_	
w						
Clock to PE		5.0	- 40	~ 175	. – i	
		10	- 10	- 70	-	
		15	0	-40	-	
Clock to TE		E ^	450			
		5.0 10	150 30	- 280 - 130	_	
		15	- 20	-130		
			2.0	- 30	_	
Clock to Clear (MC14162B, MC14163B only)		5.0	80	40		
•		10	30	15	_	
		15	- 10	- 70	_]	
Clear Removal Time (MC14160B, MC14161B only)	 	5.0	- 00	30		
and the state of t	^t rem	10	90 65	30 20	_	ns
			VV			


SWITCHING CHARACTERISTICS (CL = 50 pF, TA = 25°C) (Continued)

Characteristic	Symbol	V _{DD}	Min	Тур#	Max	Unit
Clear Pulse Width, Low (MC14160B, MC14161B only)	tŴL	5.0	200	100		ns
, , , , , , , , , , , , , , , , , , , ,		10	90	45	 	i
		15	60	30		
Clock Pulse Width, High	twн	5.0	250	125	_	រាន
•		10	100	50	l –	
		15	70	35	_	
Clock Rise and Fall Time	t _{r,}	5	_	_	15	μ\$
	tr	10		_	5	
	l	15	_		4	
Clock Pulse Frequency	fcl	5.0	_	2.0	1.0	MHz
	"	10	l –	5.0	2.5	1
		15	-	8.0	4,0	

^{*}The formulas given are for the typical characteristics only at 25°C.

[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

SWITCHING WAVEFORMS




FUNCTIONAL DESCRIPTION

These counters are fully programmable; that is the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. The clear function for the MC14160B, MC14161B is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load or enable inputs. The clear function for the MC14162B and MC14163B is synchronous and a low level at the clear inputs sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily; decoding the maximum count de-

sired can be acomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL).


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count-enable inputs (PE, TE) must be high to count, and enable input TE fed forward to enable the carry output. The carry output thus enabled will produce a positive output pulse with a duration approximately equal to the positive portion of the Q1 output. This positive overflow carry pulse can be used to enable successive cascaded stages.

MC14160B, MC14162B LOGIC DIAGRAM (Clear is synchronous for MC14162B)




Sequence illustrated in waveforms:

- 1. Clear outputs to zero.



MC14161B, MC14163B LOGIC DIAGRAM (Clear is Synchronous for MC14163B)



MC14161B, MC14163B TIMING DIAGRAM

Sequence illustrated in waveforms:

- 1. Clear outputs to zero.
- Preset to binary tweive.
 Count to thirteen, fourteen, fifteen, zero, one, and two.
- 4. inhibit

