

# Silicon, SPDT Switch, Nonreflective, 100 MHz to 13 GHz

# Data Sheet **[ADRF5019](https://www.analog.com/ADRF5019?doc=ADRF5019.pdf)**

#### <span id="page-0-0"></span>**FEATURES**

**Nonreflective 50 Ω design Low insertion loss: 0.8 dB at 8 GHz High isolation: 45 dB at 8 GHz High input linearity P1dB: 39 dBm IP3: 60 dBm typical High power handling 35 dBm insertion loss path 27 dBm hot switching ESD rating: 2 kV (Class 2) HBM No low frequency spurious 0.05 dB RF settling time: 375 ns 0.1 dB RF settling time: 300 ns 16-lead, 3 mm × 3 mm LFCSP Pin-compatible wit[h HMC1118,](https://www.analog.com/HMC1118?doc=ADRF5019.pdf) low frequency cutoff version**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Test instrumentation**

**Microwave radios and very small aperture terminals (VSATs) Military radios, radars, and electronic counter measures (ECMs) Fiber optics and broadband telecommunications**

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The ADRF5019 is a nonreflective, single pole, double throw (SPDT) RF switch manufactured in a silicon process.

The ADRF5019 operates from 100 MHz to 13 GHz with better than 0.8 dB insertion loss and 45 dB of isolation at 8 GHz. The ADRF5019 has a nonreflective design, and the RF ports are internally terminated to 50  $Ω$ .

The ADRF5019 switch requires a dual supply voltage of +3.3 V and −2.5 V and positive control voltage inputs. This switch employs complementary metal-oxide semiconductor (CMOS) compatible and low voltage transistor transistor logic (LVTTL) compatible controls.

<span id="page-0-2"></span>

The ADRF5019 can also operate with a single positive supply voltage ( $V_{DD}$ ) applied. The negative supply voltage ( $V_{SS}$ ) is tied to ground. Even in single-supply operation mode, the ADRF5019 can cover the 100 MHz to 13 GHz operating frequency and maintain good power handling performance. See the [Applications Information](#page-10-0) section for more details.

The ADRF5019 is pin-compatible with th[e HMC1118,](https://www.analog.com/HMC1118?doc=ADRF5019.pdf) the low frequency cutoff version, which operates from 9 kHz to 13.0 GHz.

The ADRF5019 comes in a 16-lead, lead frame chip scale package (LFCSP) and operates from −40°C to +105°C.

#### **Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADRF5019.pdf&product=ADRF5019&rev=0)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no**  responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other **rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2019 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

## **TABLE OF CONTENTS**





### <span id="page-1-0"></span>**REVISION HISTORY**

8/2019-Revision 0: Initial Version

### <span id="page-2-0"></span>**SPECIFICATIONS ELECTRICAL SPECIFICATIONS**

<span id="page-2-1"></span> $V_{\text{DD}} = 3.3 \text{ V}, V_{\text{SS}} = -2.5 \text{ V}, L\text{S} = 3.3 \text{ V}, V_{\text{CTR}} = 0 \text{ V}$  or 3.3 V, and T<sub>CASE</sub> = 25°C in a 50  $\Omega$  system, unless otherwise noted.



# <span id="page-3-0"></span>[ADRF5019](https://www.analog.com/ADRF5019?doc=ADRF5019.pdf) Data Sheet



<sup>1</sup> For input linearity performance vs. frequency, se[e Figure 13](#page-7-1) t[o Figure 20.](#page-8-0)

<sup>2</sup> For power derating vs. frequency, se[e Figure 2](#page-4-4) an[d Figure 3.](#page-4-5) Power derating is applicable for insertion loss path, terminated path, and hot switching power specifications.

<sup>3</sup> For operation at 105°C, the power handling degrades from the T<sub>CASE</sub> = 85°C specification by 3 dB.

### <span id="page-4-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 2.**



<sup>1</sup> For power derating vs. frequency, se[e Figure 2 a](#page-4-4)n[d Figure 3.](#page-4-5) Power derating is applicable for insertion loss path, terminated path, and hot switching power specifications.

<sup>2</sup> For operation at 105°C, the power handling degrades from the  $T_{\text{CASE}} = 85$ °C specification by 3 dB.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### <span id="page-4-1"></span>**THERMAL RESISTANCE**

Thermal resistance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta$ <sub>JC</sub> is the junction to case bottom (channel to package bottom) thermal resistance.

#### **Table 3. Thermal Resistance**



#### <span id="page-4-2"></span>**POWER DERATING CURVES**



<span id="page-4-4"></span>Figure 2. Power Derating vs. Frequency, Low Frequency Detail,  $T_{CASE} = 85^{\circ}C$ 



#### <span id="page-4-5"></span><span id="page-4-3"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-5-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 4. Pin Configuration (Top View)*

#### **Table 4. Pin Function Descriptions**



#### <span id="page-5-1"></span>**INTERFACE SCHEMATICS**



<span id="page-5-2"></span>*Figure 5. RFC, RF1, and RF2 Pin Interface Schematic*



<span id="page-5-4"></span>Figure 6. Digital Pins Interface Schematic



*Figure 7. VDD Pin Interface Schematic*

<span id="page-5-5"></span>

<span id="page-5-3"></span>*Figure 8. VSS Pin Interface Schematic*

### <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERICS **INSERTION LOSS, RETURN LOSS, AND ISOLATION**

<span id="page-6-1"></span> $V_{DD} = 3.3$  V,  $V_{SS} = -2.5$  V,  $V_{CTRL}$  and  $LS = 0$  V or  $V_{DD}$ , and  $T_{CASE} = 25$ °C in a 50  $\Omega$  system, unless otherwise noted.



*Figure 9. Insertion Loss vs. Frequency over Temperature*



*Figure 10. Return Loss vs. Frequency*



*Figure 11. Isolation Between RFC and RFx Ports vs. Frequency*



*Figure 12. Isolation Between RF1 and RF2 Ports vs. Frequency*

### [ADRF5019](https://www.analog.com/ADRF5019?doc=ADRF5019.pdf) Data Sheet

#### <span id="page-7-0"></span>**INPUT COMPRESSION AND INPUT THIRD-ORDER INTERCEPT**

 $V_{DD} = 3.3$  V,  $V_{CTRL}$  and  $LS = 0$  V or  $V_{DD}$ , and  $T_{CASE} = 25^{\circ}\text{C}$  in a 50  $\Omega$  system, unless otherwise noted. All of the large signal performance parameters are measured on th[e ADRF5019-EVALZ](https://www.analog.com/EVAL-ADRF5019?doc=ADRF5019.pdf) evaluation board.



<span id="page-7-1"></span>*Figure 13. P0.1dB and P1dB Input Compression vs. Frequency, V<sub>SS</sub> = −2.5 V* 



*Figure 14. P0.1dB and P1dB Input Compression vs. Frequency (Low Frequency Detail), Vss* = −2.5 V



*Figure 15. P1dB Input Compression Point vs. Frequency over Temperature,*  $V_{SS} = -2.5 V$ 



*Figure 16. P0.1dB and P1dB Input Compression vs. Frequency, V<sub>SS</sub>* = 0 V



*Figure 17. P0.1dB and P1dB Input Compression vs. Frequency (Low Frequency Detail), V<sub>SS</sub>* = 0 V



*Figure 18. P1dB Input Compression Point vs. Frequency over Temperature (Low Frequency Detail), Vss* = 0 V



*Figure 19. Input IP3 vs. Frequency over Temperature, Vss* = −2.5 V



<span id="page-8-0"></span>*Figure 20. Input IP3 vs. Frequency over Temperature (Low Frequency Detail), V<sub>SS</sub>* = −2.5 *V* 



*Figure 21. Input IP3 vs. Frequency over Temperature, Vss* = 0 V



*Figure 22. Input IP3 vs. Frequency over Temperature (Low Frequency Detail), VSS = 0 V*

## Data Sheet **[ADRF5019](https://www.analog.com/ADRF5019?doc=ADRF5019.pdf)**

## <span id="page-9-2"></span><span id="page-9-0"></span>THEORY OF OPERATION

The ADRF5019 integrates a driver to perform logic functions internally and to provide the user with the advantage of a simplified positive voltage control interface. The driver features two digital control input pins ( $V_{\text{CTR}}$  and LS) that control the state of the RF paths, determining which RF port is in the insertion loss state and which path is in the isolation state (see [Table 5\)](#page-9-3).

#### <span id="page-9-1"></span>**RF INPUT AND OUTPUT**

The RF ports (RFC, RF1, and RF2) are dc-coupled to 0 V, and no dc blocking is required at the RF ports when the RF line potential is equal to 0 V.

The RF ports are internally matched to 50  $\Omega$ . Therefore, external matching networks are not required.

The ADRF5019 is bidirectional with equal power handling capabilities. An RF input signal ( $RF_{IN}$ ) can be applied to the RFC port or to the RF1 port or the RF2 port.

The insertion loss path conducts the RF signal between the selected RF throw port and the RF common port. The isolation path provides high loss between the insertion loss path and the unselected RF throw port, which is nonreflective, by using an internal 50 Ω termination resistor.

#### **POWER SUPPLY**

The ADRF5019 requires a positive supply voltage applied to the V<sub>DD</sub> pin and a negative supply voltage applied to the V<sub>SS</sub> pin. Bypassing capacitors are recommended on the supply lines to filter high frequency noise.

The ideal power-up sequence is as follows:

- 1. Connect to GND.
- 2. Power up the  $V_{DD}$  and  $V_{SS}$  voltages. Power up  $V_{SS}$  after  $V_{DD}$ to avoid current transients on  $V_{DD}$  during ramp up.
- 3. Power up the digital control inputs. The order of the digital control inputs is not important. However, powering the digital control inputs before the  $V_{DD}$  voltage supply can inadvertantly forward bias and damage the internal ESD protection structures. To avoid this damage, use a series 1 kΩ resistor to limit the current flowing into the control pin. Use pull-up or pull-down resistors if the controller output is in a high impedance state after the  $V_{DD}$  voltage is powered up and the control pins are not driven to a valid logic state.
- 4. Apply an RF input signal to RFC, RF1, or RF2.

The ideal power-down sequence is the reverse order of the power-up sequence.

#### *Single-Supply Operation*

The ADRF5019 can operate with a single positive supply voltage applied to the  $V_{DD}$  pin and  $V_{SS}$  pin connected to ground. However, some performance degradations can occur in the input compression and input third-order intercept.



#### <span id="page-9-3"></span>**Table 5. Control Voltage Truth Table**

### <span id="page-10-0"></span>APPLICATIONS INFORMATION **LAYOUT CONSIDERATIONS**

<span id="page-10-1"></span>All measurements in this data sheet are measured on the [ADRF5019-EVALZ](https://www.analog.com/EVAL-ADRF5019?doc=ADRF5019.pdf) evaluation board. The design of the [ADRF5019-EVALZ](https://www.analog.com/EVAL-ADRF5019?doc=ADRF5019.pdf) board serves as a layout recommendation for ADRF5019 application.

See the [ADRF5019-EVALZ](https://www.analog.com/EVAL-ADRF5019?doc=ADRF5019.pdf) user guide for more information on using the evaluation board.

### <span id="page-10-2"></span>**BOARD LAYOUT**

The [ADRF5019-EVALZ](https://www.analog.com/EVAL-ADRF5019?doc=ADRF5019.pdf) is a 4-layer board. The outer copper (Cu) layers are 0.7 mil to 2.2 mil plated and are separated by dielectric materials[. Figure 23](#page-10-4) shows the [ADRF5019-EVALZ](https://www.analog.com/EVAL-ADRF5019?doc=ADRF5019.pdf) board stack up.

The board layout and stackup shown i[n Figure 23](#page-10-4) are used to make the measurements included in this data sheet.



*Figure 23[. ADRF5019-EVALZ](https://www.analog.com/EVAL-ADRF5019?doc=ADRF5019.pdf) Stack Up*

<span id="page-10-4"></span>All RF and dc traces are routed on the top copper layer. The inner and bottom layers are ground planes that provide a solid ground for the RF transmission lines. The top dielectric material (H) is 10 mil Rogers RO4350, which allows optimal RF performance. The middle and bottom dielectric layers provide mechanical strength. The overall evaluation board thickness is approximately 62 mil, which allows Subminiature Version A (SMA) connectors to be connected at the board edges.

### <span id="page-10-3"></span>**RF AND DIGITAL CONTROLS**

The RF transmission lines use a coplanar waveguide (CPWG) model with a width of 18 mil and a ground spacing (G) of 13 mil and have a characteristic impedance of 50  $\Omega$ . For optimal RF and thermal grounding, as many plated through vias as possible are arranged around the transmission lines and under the exposed pad of the package.

The RF input and output ports (RFC, RF1, and RF2) are connected through 50  $\Omega$  transmission lines to the SMA launchers. On the  $V_{DD}$  and  $V_{SS}$  supply traces, a 100 pF bypass capacitor filters high frequency noise.

[Figure 24](#page-10-5) shows the simplified application circuit for the ADRF5019.



*Figure 24. Simplified Application Circuit*

<span id="page-10-5"></span>21247-023

### <span id="page-11-0"></span>OUTLINE DIMENSIONS



#### <span id="page-11-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D21247-0-8/19(0)**



www.analog.com

Rev. 0 | Page 12 of 12

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/analog-devices): [ADRF5019-EVALZ](https://www.mouser.com/access/?pn=ADRF5019-EVALZ)