

Absolu upply Vo nput Vol Dutput Vo torage To faximum Cavity I Molded .ead Tem lerate cavi ackage 14.	oltage	(Note 1) 7V 5.5V 5.5V 65°C to +150°C 1667 mW 1832 mW 1832 mW 300°C C; derate molded	Recomm Supply Volt DP7303 DP8303	nended Or age (V <sub>CC</sub> ) $(T_A)$	Min   4.5   4.75   -55	Condit Max 5.5 5.25 125 70		DP7303/DP8303
	Parameter	Condition	15	Min	Тур	Max	Units	
A Port (A			······································					
	Logical "1" Input Voltage	$CD = V_{1L}, T/\overline{R} = 2.0V$		2.0 ·			V	2
<u>′i∺</u> ∕iĿ	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$	DP8303			0.8	v	
	Logical o input tottat		DP7303			0.7	V	
/он	Logical "1" Output Voltage	CD = T/R = VIL	IOH = -0.4 mA	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.7		v	
011			1 <sub>OH</sub> = -3 mA	2.7	3.95		V	
VOL	Logical "0" Output Voltage	CD = T/R = VIL IOL =	= 16 mA (8303)		0.35	0.5	v	
UL .	<b>u</b>	····	= 8 mA (both)		0.3	0.4	V	
os	Output Short Circuit Current	CD = VIL, T/R = VIL, V V <sub>CC</sub> = max, Note 4	/ <sub>O</sub> = 0V,	-10	-38	-75	mA	
IH	Logical "1" Input Current	$CD = V_{ L}, T/\overline{R} = 2.0V, T$	VIH = 2.7V		0.1	80	μΑ	
1	Input Current at Maximum Input Voltage	CD = 2.0V, V <sub>CC</sub> = max,	, VIH = 5.25V			1	mA	
IL	Logical "0" Input Current	$CD = V_{1L}, T/\overline{R} = 2.0V,$			-70	-200	μA	
VCLAM	Input Clamp Voltage	$CD = 2.0V, I_{IN} = -12 m$	·····		-0.7	1.5	V	
OD	Output/Input	CD = 2.0 V	VIN = 0.4 V			-200	μΑ	
	TRI-STATE Current	" <u>"</u>	VIN = 4.0V			80	μΑ	
B Port (B							<u> </u>	
VIH	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} = V_{IL}$	1	2.0	· · · · · · · · · · · · · · · · · · ·		v v	
VIL	Logical "0" Input Voltage	$CD = V_{IL}, T/R = V_{IL}$	DP8303			0.8 0.7	v	
			DP7303			0.7	v	
Vон	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.8 3.9		v	
			I <sub>OH</sub> = -5 mA I <sub>OH</sub> = -10 mA	2.7	3.9		v	
		CD = VIL, T/R = 2.0V	10H = -10 mA	£.T	0.3	0.4	v	
VOL	Logical "0" Output Voltage	ου - ν Ľ, ι/n = 2.0V	IOL = 20 mA	<u> </u>	0.3	0.5	v	
los	Output Short Circuit Current	CD = VIL, T/Ř = 2.0V, V <sub>CC</sub> = max, Note 4		-25	-50	-150	mA	
	Logical "1" Input Current	$CD = V_{ L}, T/\overline{R} = V_{ L}, V_{ L}$	/ін = 2.7V		0.1	80	μA	1
liH I	Input Current at Maximum Input Voltage	CD = 2.0V, VCC = max				1	mA	
ч <u>г</u>	Logical "0" Input Current	CD = VIL, T/R = VIL, V	VIN = 0.4V		-70	-200	μA	
	p Input Clamp Voltage	CD = 2.0V, IIN = -12 m			-0.7	-1.5	V	
IOD	Output/Input TRI-STATE Current	CD = 2.0 V	V <sub>IN</sub> = 0.4V V <sub>IN</sub> = 4.0V			-200 +200	μΑ μΑ	
		2-7		L				


-


•

	<b>Electrical Characteri</b>						
· •	Parameter	Condi	tions	Min	Түр	Max	Ur
Contro	I Inputs CD, T/R			·	····		
∨ін	Logical "1" Input Voltage			, <b>2.</b> 0			V
VIL	Logical "0" Input Voltage	••••••••••••••••••••••••••••••••••••••	DP8303			0.8	V
	f		DP7303			0.7	V
Iн	Logical "1" Input Current	VIH = 2.7V	-		0.5	20	μ
4	Maximum Input Current	VCC = max, VIH = 6	5.25V			1.0	m
	Logical "0" Input Current	VIL = 0.4V	T/R		-0.1	-0.25	m
	•		CD ·		-0.25	-0.5	m
VCLA	MP Input Clamp Voltage	IIN = -12 mA			-0.8	-1.5	V
Power	Supply Current						
ICC	Power Supply Current	CD = 2.0V = VIN , VCC = max			70	100	n
		CD = 0.4V, VINA = 7	$T/\overline{R} = 2V, V_{CC} = max$		100	150	n

## AC Electrical Characteristics $V_{CC} = 5 V, T_A = 25^{\circ}C$

B Port to A PortR1 = 1k, R2 = 5k, C1 = 30 pF1015ns $tPLZA$ Propagation Delay from a Logical "0" to TRI-STATE from CD to A PortB0 to B7 = 2.4V, T/\overline{R} = 0.4V (figure C) S3 = 1, R5 = 1k, C4 = 15 pF1015ns $tPLZA$ Propagation Delay from a Logical "1" to TRI-STATE from CD to A PortB0 to B7 = 0.4V, T/\overline{R} = 0.4V (figure C) S3 = 0, R5 = 1k, C4 = 15 pF815ns $tPZLA$ Propagation Delay from TRI-STATE to a Logical "0" from CD to A PortB0 to B7 = 0.4V, T/\overline{R} = 0.4V (figure C) S3 = 1, R5 = 1k, C4 = 30 pF2030ns $tPZHA$ Propagation Delay from TRI-STATE to a Logical "1" from CD to A PortB0 to B7 = 0.4V, T/\overline{R} = 0.4V (figure C) S3 = 0, R5 = 5k, C4 = 30 pF1930nsB Port Data/Mode Specifications $CD = 0.4V, T/\overline{R} = 2.4V$ (figure A) R1 = 100 $\Omega, R2 = 1k, C1 = 300 pF$ 1218nstPDLLBPropagation Delay to a Logical "0" from A Port to B Port $CD = 0.4V, T/\overline{R} = 2.4V$ (figure A) R1 = 667 $\Omega, R2 = 5k, C1 = 45 pF$ 1520nstPLZBPropagation Delay to a Logical "1" from CD to B Port $CD = 0.4V, T/\overline{R} = 2.4V$ (figure C) S3 = 1, R5 = 1k, C4 = 15 pF1318nstPLZBPropagation Delay from TRI-STATE to a Logical "0" from CD to B PortA0 to A7 = 2.4V, T/\overline{R} = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 15 pF1318nstPLZBPropagation Delay from TRI-STATE to a Logical "0" from CD to B PortA0 to A7 = 0.4V, T/\overline{R} = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 15 pF162535tPLZBPropagation Delay fr		Parameter	Conditions	Min	Тур	Max	Units
PDHLA Propagation Delay for a Logical "0" from B Port to A PortR1 = 1k, R2 = 5k, C1 = 30 pFtPDLHAPropagation Delay to a Logical "1" from B Port to A PortCD = 0.4V, $T/\overline{R} = 0.4V$ (figure A) R1 = 1k, R2 = 5k, C1 = 30 pF1116nstPLZAPropagation Delay from a Logical "0" to TRI-STATE from CD to A PortB0 to B7 = 2.4V, $T/\overline{R} = 0.4V$ (figure C) S3 = 1, R5 = 1k, C4 = 15 pF1015nstPLZAPropagation Delay from TRI-STATE to a Logical "0" from CD to A PortB0 to B7 = 0.4V, $T/\overline{R} = 0.4V$ (figure C) S3 = 0, R5 = 1k, C4 = 15 pF815nstPZLAPropagation Delay from TRI-STATE to a Logical "0" from CD to A PortB0 to B7 = 0.4V, $T/\overline{R} = 0.4V$ (figure C) S3 = 0, R5 = 1k, C4 = 30 pF2030nstPZHAPropagation Delay from TRI-STATE to a Logical "1" from CD to A PortB0 to B7 = 0.4V, $T/\overline{R} = 0.4V$ (figure C) S3 = 0, R5 = 5k, C4 = 30 pF1930nsB Port Data/Mode SpecificationsTCD = 0.4V, $T/\overline{R} = 0.4V$ (figure A) R1 = 100 $\Omega$ , R2 = 1k, C1 = 300 pF R1 = 667 $\Omega$ , R2 = 5k, C1 = 45 pF1218nstPDLHBPropagation Delay to a Logical "0" from A Port to B PortCD = 0.4V, $T/\overline{R} = 2.4V$ (figure A) R1 = 100 $\Omega$ , R2 = 1k, C1 = 300 pF1520nstPLZBPropagation Delay from a Logical "1" from CD to B PortCD = 0.4V, $T/\overline{R} = 2.4V$ (figure C) S3 = 1, R5 = 1k, C4 = 15 pF1318nstPLZBPropagation Delay from a Logical "1" from CD to B PortCD = 0.4V, $T/\overline{R} = 2.4V$ (figure C) S3 = 1, R5 = 1k, C4 = 15 pF1318	A Port Da	ita/Mode Specifications					
HULTING B Port to A PortR1 = 1k, R2 = 5k, C1 = 30 pF1015nstPLZAPropagation Delay from a Logical "0" to TRI-STATE from CD to A PortB0 to B7 = 2.4V, $T/\overline{R} = 0.4V$ (figure C) S3 = 1, R5 = 1k, C4 = 15 pF1015nstPHZAPropagation Delay from a Logical "1" to TRI-STATE from CD to A PortB0 to B7 = 2.4V, $T/\overline{R} = 0.4V$ (figure C) S3 = 0, R5 = 1k, C4 = 15 pF815nstPZLAPropagation Delay from TRI-STATE to a Logical "1" from CD to A PortB0 to B7 = 2.4V, $T/\overline{R} = 0.4V$ (figure C) S3 = 1, R5 = 1k, C4 = 30 pF1930nstPZHAPropagation Delay from TRI-STATE to a Logical "1" from CD to A PortB0 to B7 = 0.4V, $T/\overline{R} = 0.4V$ (figure C) S3 = 0, R5 = 5k, C4 = 30 pF1930nsB Port Data/Mode SpecificationsB0 to B7 = 0.4V, $T/\overline{R} = 2.4V$ (figure A) R1 = 667 $\Omega$ , R2 = 5k, C1 = 45 pF1218nstPDLLBPropagation Delay to a Logical "1" from A Port to B PortCD = 0.4V, $T/\overline{R} = 2.4V$ (figure A) R1 = 667 $\Omega$ , R2 = 5k, C1 = 45 pF1520nstPLZBPropagation Delay from a Logical "1" from CD to B PortCD = 0.4V, $T/\overline{R} = 2.4V$ (figure A) R1 = 100 $\Omega$ , R2 = 1k, C1 = 300 pF1520nstPLLBPropagation Delay from a Logical "1" from CD to B PortCD = 0.4V, $T/\overline{R} = 2.4V$ (figure A) R1 = 100 $\Omega$ , R2 = 5k, C1 = 45 pF1318nstPLLBPropagation Delay from a Logical "1" from CD to B PortA0 to A7 = 2.4V, T/\overline{R} = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 15 pF1415nstPLZBPropagation Delay	PDHLA	Propagation Delay to a Logical "O" from B Port to A Port			8	12	ns
UPLZA TRI-STATE from CD to A PortS3 = 1, R5 = 1k, C4 = 15pFRtPHZA TRI-STATE from CD to A PortS3 = 1, R5 = 1k, C4 = 15pF815tPHZA TRI-STATE from CD to A PortS3 = 0, R5 = 1k, C4 = 15pF2030tPZLA 	<sup>t</sup> PDLHA	Propagation Delay to a Logical "1" from B Port to A Port			11	16	ns
IPHZAPropagation Delay from CD to A PortDo B of the CA PFS3 = 0, R5 = 1k, C4 = 15 pFTRI-STATE from CD to A PortS3 = 0, R5 = 1k, C4 = 15 pF2030nstPZLAPropagation Delay from TRI-STATE to a Logical "0" from CD to A PortB0 to B7 = 2.4V, T/R = 0.4V (figure C) S3 = 1, R5 = 1k, C4 = 30 pF1930nstPZHAPropagation Delay from TRI-STATE to a Logical "1" from CD to A PortB0 to B7 = 0.4V, T/R = 0.4V (figure C) 	<sup>t</sup> PLZA			-	10	15	ns
In the second	<sup>t</sup> PHZA				8.	15	ns
tp2HAPropagation Delay from the strict of a Logical "1" from CD to A Portcols by cols b	<sup>t</sup> PZLA				20	30	ns
A Port to B PortR1 = 100 $\Omega$ , R2 = 1k, C1 = 300 pF R1 = 667 $\Omega$ , R2 = 5k, C1 = 45 pF1218nstPDLHBPropagation Delay to a Logical "1" from A Port to B PortCD = 0.4V, T/ $\vec{R}$ = 2.4V (figure A) R1 = 100 $\Omega$ , R2 = 1k, C1 = 300 pF R1 = 667 $\Omega$ , R2 = 5k, C1 = 45 pF1520nstPLZBPropagation Delay from a Logical "0" to TRI-STATE from CD to B PortA0 to A7 = 2.4V, T/ $\vec{R}$ = 2.4V (figure C) S3 = 1, R5 = 1k, C4 = 15 pF1318nstPLZBPropagation Delay from a Logical "1" to TRI-STATE from CD to B PortA0 to A7 = 0.4V, T/ $\vec{R}$ = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 15 pF815nstPZLBPropagation Delay from TRI-STATE to a Logical "0" from CD to B PortA0 to A7 = 2.4V, T/ $\vec{R}$ = 2.4V (figure C) S3 = 1, R5 = 100 $\Omega$ , C4 = 300 pF S3 = 1, R5 = 667 $\Omega$ , C4 = 45 pF2535nstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = 0.4V, T/ $\vec{R}$ = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 1k, C4 = 45 pF2235nstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = 0.4V, T/ $\vec{R}$ = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k, C4 = 45 pF2235nstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = 0.4V, T/ $\vec{R}$ = 2.4V (figure C) S3 = 0, R5 = 5k, C4 = 45 pF2235ns	<sup>t</sup> PZHA				19	30	ns
A Port to B PortR1 = 100 $\Omega$ , R2 = 1k, C1 = 300 pF R1 = 667 $\Omega$ , R2 = 5k, C1 = 45 pF1218nstPDLHBPropagation Delay to a Logical "1" from A Port to B PortCD = 0.4V, T/ $\overline{R}$ = 2.4V (figure A) R1 = 100 $\Omega$ , R2 = 1k, C1 = 300 pF R1 = 667 $\Omega$ , R2 = 5k, C1 = 45 pF1520nstPLZBPropagation Delay from a Logical "0" to TRI-STATE from CD to B PortA0 to A7 = 2.4V, T/ $\overline{R}$ = 2.4V (figure C) S3 = 1, R5 = 1k, C4 = 15 pF1318nstPLZBPropagation Delay from a Logical "1" to TRI-STATE from CD to B PortA0 to A7 = 0.4V, T/ $\overline{R}$ = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 15 pF815nstPZLBPropagation Delay from TRI-STATE to a Logical "0" from CD to B PortA0 to A7 = 2.4V, T/ $\overline{R}$ = 2.4V (figure C) S3 = 1, R5 = 100 $\Omega$ , C4 = 300 pF S3 = 1, R5 = 667 $\Omega$ , C4 = 45 pF2535nstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = 0.4V, T/ $\overline{R}$ = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 1k, C4 = 45 pF2235nstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = 0.4V, T/ $\overline{R}$ = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k, C4 = 45 pF2235nstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = 0.4V, T/ $\overline{R}$ = 2.4V (figure C) S3 = 0, R5 = 5k, C4 = 45 pF2235nstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = 0.4V, T/ $\overline{R}$ = 2.4V (figure C) S3 = 0, R5 = 5k, C4 = 45 pF2235ns </td <td>B Port Da</td> <td>ata/Mode Specifications</td> <td>· · · · · · · · · · · · · · · · · · ·</td> <td></td> <td></td> <td></td> <td></td>	B Port Da	ata/Mode Specifications	· · · · · · · · · · · · · · · · · · ·				
A Port to B PortR1 = $100 \Omega$ , R2 = 1k, C1 = $300 \text{ pF}$ R1 = $667 \Omega$ , R2 = 5k, C1 = $45 \text{ pF}$ 1520nstPLZBPropagation Delay from a Logical "0" to TRI-STATE from CD to B PortA0 to A7 = $2.4 \text{ V}$ , T/ $\overline{\text{R}}$ = $2.4 \text{ V}$ (figure C) S3 = 1, R5 = 1k, C4 = $15 \text{ pF}$ 1318nstPHZBPropagation Delay from a Logical "1" to TRI-STATE from CD to B PortA0 to A7 = $0.4 \text{ V}$ , T/ $\overline{\text{R}}$ = $2.4 \text{ V}$ (figure C) S3 = 0, R5 = 1k, C4 = $15 \text{ pF}$ 815nstPZLBPropagation Delay from TRI-STATE to a Logical "0" from CD to B PortA0 to A7 = $2.4 \text{ V}$ , T/ $\overline{\text{R}}$ = $2.4 \text{ V}$ (figure C) S3 = 1, R5 = $100 \Omega$ , C4 = $300 \text{ pF}$ 2535nstPZLBPropagation Delay from TRI-STATE to a Logical "0" from CD to B PortA0 to A7 = $0.4 \text{ V}$ , T/ $\overline{\text{R}}$ = $2.4 \text{ V}$ (figure C) S3 = 1, R5 = $667 \Omega$ , C4 = $45 \text{ pF}$ 2635nstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = $0.4 \text{ V}$ , T/ $\overline{\text{R}}$ = $2.4 \text{ V}$ (figure C) S3 = 0, R5 = 1k, C4 = $300 \text{ pF}$ 2235nss3 = 0, R5 = 5k, C4 = $45 \text{ pF}$ 1625nsnsnstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = $0.4 \text{ V}$ , T/ $\overline{\text{R}}$ = $2.4 \text{ V}$ (figure C) S3 = 0, R5 = 5k, C4 = $45 \text{ pF}$ 2235nss3 = 0, R5 = 5k, C4 = $45 \text{ pF}$ 1425nsnsns	<sup>t</sup> PDHLB		R1 = $100 \Omega$ , R2 = 1k, C1 = $300 \text{ pF}$				ns ns
TRLEBTRI-STATE from CD to B Port $S3 = 1, R5 = 1k, C4 = 15 pF$ 815tPHZBPropagation Delay from a Logical "1" to TRI-STATE from CD to B PortA0 to A7 = 0.4V, T/ $\vec{R}$ = 2.4V (figure C) S3 = 0, R5 = 1k, C4 = 15 pF815tPZLBPropagation Delay from TRI-STATE to a Logical "0" from CD to B PortA0 to A7 = 2.4V, T/ $\vec{R}$ = 2.4V (figure C) 	<sup>†</sup> PDLHB		$R1 = 100 \Omega$ , $R2 = 1k$ , $C1 = 300 pF$				ns ns
tPHZBPropagation Delay from CD to B PortX3 = 0, R5 = 1k, C4 = 15 pFtPZLBPropagation Delay from TRI-STATE to a Logical "0" from CD to B PortA0 to A7 = 2.4V, T/ $\overline{R}$ = 2.4V (figure C) S3 = 1, R5 = 100 $\Omega$ , C4 = 300 pF25tPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = 0.4V, T/ $\overline{R}$ = 2.4V (figure C) 	<sup>t</sup> PLZB				13	18	ns
tPZLBPropagation Delay from CD to B Port $S3 = 1, R5 = 100 \Omega, C4 = 300 pF$ $25$ $35$ nstPZHBPropagation Delay from TRI-STATE to a Logical "1" from CD to B PortA0 to A7 = 0.4V, T/ $\vec{R} = 2.4V$ (figure C) $S3 = 0, R5 = 1k, C4 = 300 pF$ 22 $35$ nss3 = 0, R5 = 5k, C4 = 45 pF1625ns	tphzb				8	15	ns
a Logical "1" from CD to B Port S3 = 0, R5 = 1k, C4 = 300 pF 22 35 ns   S3 = 0, R5 = 5k, C4 = 45 pF 14 25 ns	<sup>t</sup> PZLB		S3 = 1, R5 = 100 Ω, C4 = 300 pF			1	ns ns
2.8	tpzhb		S3 = 0, R5 = 1k, C4 = 300 pF			1	ns ns
		• • • • •	2.8	·	·		
		· · · · · · · · · · · · · · · · · · ·		Salar 11 1	S24		





	Parameter	Conditions	Min	Тур	Max	Units
Transm	it/Receive Mode Specifications					
<sup>t</sup> TRL	Propagation Delay from Transmit Mode to Receive a Logical "0," $T/\overline{R}$ to $\Lambda$ Port	CD = 0.4 V (figure B) S1 = 1, R4 = 100 $\Omega$ , C3 = 5 pF S2 = 1, R3 = 1k, C2 = 30 pF	-	23	35	ns
TRH	Propagation Delay from Transmit Mode to Receive a Logical "1," T/R to A Port	CD = 0.4 V (figure B) S1 = 0, R4 = 100 $\Omega$ , C3 = 5 pF S2 = 0, R3 = 5k, C2 = 30 pF		22	35	ns
<sup>t</sup> RTL	Propagation Delay from Receive Mode to Transmit a Logical "0," $T/\overline{R}$ to B Port	CD = 0.4 V (figure B) S1 = 1, R4 = 100 $\Omega$ , C3 = 300 pF S2 = 1, R3 = 300 $\Omega$ , C2 = 5 pF		26	35	ns
RTH	Propagation Delay from Receive Mode to Transmit a Logical "1," T/R to B Port	CD = 0.4 V (figure B) S1 = 0, R4 = 1k, C3 = 300 pF S2 = 0, R3 = 300 Ω, C2 = 5 pF		27	35	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.


Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for  $V_{CC}$  = 5 V and  $T_A$  = 25°C.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

## Switching Time Waveforms and AC Test Circuits






NOTE: C1 INCLUDES TEST FIXTURE CAPACITANCE.

FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port

2-9



This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.

## National Semiconductor was acquired by Texas Instruments.

http://www.ti.com/corp/docs/investor\_relations/pr\_09\_23\_2011\_national\_semiconductor.html

This file is the datasheet for the following electronic components:

DP8303 - http://www.ti.com/product/dp8303?HQS=TI-null-null-dscatalog-df-pf-null-wwe