

SNAS304E - JANUARY 2006-REVISED OCTOBER 2012

ADC121S101/ADC121S101–Q1 Single Channel, 0.5 to 1 Msps, 12-Bit A/D Converter

Check for Samples: ADC121S101

FEATURES

- Specified over a range of sample rates.
- 6-lead LLP and SOT-23 packages
- Variable power management
- Single power supply with 2.7V 5.25V range
- SPI™/QSPI™/MICROWIRE/DSP compatible
- AEC-Q100 Grade 1 gualified

APPLICATIONS

- **Portable Systems** •
- **Remote Data Acquisition**
- Instrumentation and Control Systems
- Automotive

DESCRIPTION

The ADC121S101 is a low-power, single channel CMOS 12-bit analog-to-digital converter with a high-speed serial interface. Unlike the conventional practice of specifying performance at a single sample rate only, the ADC121S101 is fully specified over a sample rate range of 500 ksps to 1 Msps. The converter is based upon a successive-approximation register architecture with an internal track-and-hold circuit.

The output serial data is straight binary, and is compatible with several standards, such as SPITM, QSPITM, MICROWIRE, and many common DSP serial interfaces.

The ADC121S101 operates with a single supply that can range from +2.7V to +5.25V. Normal power consumption using a +3V or +5V supply is 2.0 mW and 10 mW, respectively. The power-down feature reduces the power consumption to as low as 2.6 μ W using a +5V supply.

The ADC121S101 is packaged in 6-lead LLP and SOT-23 packages. Operation over the temperature range of -40°C to +125 °C is guaranteed.


		VALUE	UNIT		
DNL		+0.5 / -0.3	LSB (typ)		
INL	±0.40	LSB (typ)			
SNR					
Power Consumption					
	3V Supply	2.0	mW (typ)		
	5V Supply	10	mW (typ)		

Table 1. Key Specifications

Table 2. Pin-Compatible Alternatives by Resolution and Speed⁽¹⁾

Resolution	Specified for Sample Rate Range of:									
	50 to 200 ksps	200 to 500 ksps	500 ksps to 1 Msps							
12-bit	ADC121S021	ADC121S051	ADC121S101							
10-bit	ADC101S021	ADC101S051	ADC101S101							
8-bit	ADC081S021	ADC081S051	ADC081S101							

(1) All devices are fully pin and function compatible.




All other trademarks are the property of their respective owners.




www.ti.com

Connection Diagram



Block Diagram





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Pin Descriptions and Equivalent Circuits

Pin No.	Symbol	Description			
ANALOG I/O)				
3	V _{IN}	Analog input. This signal can range from 0V to V _A .			
DIGITAL I/O	•				
4 SCLK Digital clock input. This clock directly controls the conversion and readout processes.					
5	SDATA	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.			
6	CS	Chip select. On the falling edge of \overline{CS} , a conversion process begins.			
POWER SUP	PPLY				
1	V _A	Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with a 1 μ F capacitor and a 0.1 μ F monolithic capacitor located within 1 cm of the power pin.			
2	GND	The ground return for the supply and signals.			
PAD	GND	For package suffix CISD(X) only, it is recommended that the center pad should be connected to ground.			

Absolute Maximum Ratings (1) (2)

-0.3V to 6.5V
-0.3V to 6.5V
-0.3V to (V _A +0.3V)
±10 mA
±20 mA
See ⁽⁴⁾
3500V 300V
+150°C
−65°C to +150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) All voltages are measured with respect to GND = 0V, unless otherwise specified.

- (3) When the input voltage at any pin exceeds the power supply (that is, $V_{IN} < GND$ or $V_{IN} > V_A$), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The Absolute Maximum Rating specification does not apply to the V_A pin. The current into the V_A pin is limited by the Analog Supply Voltage specification.
- (4) The absolute maximum junction temperature (T_Jmax) for this device is 150°C. The maximum allowable power dissipation is dictated by T_Jmax , the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula $P_Dmax = (T_Jmax T_A) / \theta_{JA}$. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (5) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through zero ohms.

Operating Ratings ⁽¹⁾ ⁽²⁾

Operating Temperature Range	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$
V _A Supply Voltage	+2.7V to +5.25V
Digital Input Pins Voltage Range (regardless of supply voltage)	-0.3V to 5.25V
Analog Input Pins Voltage Range	0V to V _A
Clock Frequency	25 kHz to 20 MHz
Sample Rate	up to 1 Msps

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) All voltages are measured with respect to GND = 0V, unless otherwise specified.

Package Thermal Resistance⁽¹⁾

Package	θ _{JA}
6-lead LLP	94°C / W
6-lead SOT-23	265°C / W

 Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging⁰

ADC121S101 Converter Electrical Characteristics ^{(1) (2)}

The following specifications apply for $V_A = +2.7V$ to 5.25V, GND = 0V, $f_{SCLK} = 10$ MHz to 20 MHz, $C_L = 15$ pF, $f_{SAMPLE} = 500$ ksps to 1 Msps, unless otherwise noted. **Boldface limits apply for T_A = -40^{\circ}C to +85^{\circ}C: all other limits T_A = 25^{\circ}C unless otherwise noted.**

Symb ol	Parameter		Typic al	Limits	Units	
STATIC	CONVERTER CHARACTE	RISTICS			1	1
	Resolution with No Missing Codes	$V_A = +2.7v \text{ to } +3.6V$ -40°C $\leq T_A \leq 125$ °C			12	Bits
		40°C < T < 195°C	SOT-23	+0.4	±1.0	LSB (max) LSB (min)
		$-40^{\circ}C \le T_A \le +85^{\circ}C$ V _A = +2.7V to +3.6V		+0.4	+1.0	LSB (max)
16.11	late and New Line arity.		LLP	-0.4	-1.2	LSB (min)
INL	Integral Non-Linearity		SOT-23		+1.0	LSB (max)
		T _A = 125°C	00123		-1.1	LSB (min)
		$V_A = +2.7v \text{ to } +3.6V$	LLP		+1.0	LSB (max)
					-1.3	LSB (min)
		$-40^{\circ}C \le T_A \le +85^{\circ}C$		+0.5	+1.0	LSB (max)
DNL	Differential Non-Linearity	$V_A = +2.7V \text{ to } +3.6V$	-0.3	-0.9	LSB (min)	
		$T_A = 125^{\circ}C$ $V_A = +2.7v$ to +3.6V			±1.0	LSB (max)
V	Offeet Error	$-40^{\circ}C \le T_{A} \le 125^{\circ}C$.1.0	LSB (max)
V _{OFF}	Offset Error	$V_A = +2.7v$ to +3.6V		±0.1	±1.0 1 ±1.2 0 ±1.2 0 ±1.5 70	LSB (min)
GE	Gain Error	−40°C ≤ T _A ≤ 125°C	SOT-23	±0.20	±1.2	LSB (max)
0L		$V_A = +2.7 \text{ to } +3.6 \text{V}$	±0.20	±1.5	LSB (max)	
DYNAN					1	
SINA D	Signal-to-Noise Plus Distortion Ratio	$V_A = +2.7 \text{ to } 5.25V$ -40°C ≤ $T_A \le 125$ °C $f_{IN} = 100 \text{ kHz}, -0.02 \text{ cm}$	dBFS	72	70	dB (min)
		$V_A = +2.7 \text{ to } 5.25V$ -40°C ≤ $T_A \le +85$ °C $f_{IN} = 100 \text{ kHz}$, -0.02 of	72.5	70.8		
SNR	Signal-to-Noise Ratio	$V_A = +2.7 \text{ to } 5.25 \text{V}$ $T_A = +125^{\circ}\text{C}$ $f_{\text{IN}} = 100 \text{ kHz}, -0.02 \text{ o}$		70.6	dB (min)	
THD	Total Harmonic Distortion	V _A = +2.7 to 5.25V f _{IN} = 100 kHz, -0.02 c	dBFS	-80		dB (max)
SFDR	Spurious-Free Dynamic Range	V _A = +2.7 to 5.25V f _{IN} = 100 kHz, -0.02 c	JBFS	82		dB (min)
ENOB	Effective Number of Bits	V _A = +2.7 to 5.25V f _{IN} = 100 kHz, -0.02 c	dBFS	11.6	11.3	Bits (min)
IMD	Intermodulation Distortion, Second Order Terms	$V_A = +5.25V$ $f_a = 103.5 \text{ kHz}, f_b = 1$	13.5 kHz	-78		dB
IIVID	Intermodulation Distortion, Third Order Terms	$V_A = +5.25V$ $f_a = 103.5 \text{ kHz}, f_b = 1$	13.5 kHz	-78		dB
FPBW	-3 dB Full Power	$V_A = +5V$		11		MHz
	Bandwidth	V _A = +3V		8		MHz
	OG INPUT CHARACTERIST			0 to		
V _{IN}	Input Range			V _A		V
I _{DCL}	DC Leakage Current				±1	μA (max)
C _{INA}	Input Capacitance	Track Mode		30		pF
JINA		Hold Mode		4		pF

(1) Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

(2) Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis.



www.ti.com

ADC121S101 Converter Electrical Characteristics ^{(1) (2)} (continued)

The following specifications apply for $V_A = +2.7V$ to 5.25V, GND = 0V, $f_{SCLK} = 10$ MHz to 20 MHz, $C_L = 15$ pF, $f_{SAMPLE} = 500$ ksps to 1 Msps, unless otherwise noted. **Boldface limits apply for T_A = -40^{\circ}C to +85^{\circ}C: all other limits T_A = 25^{\circ}C unless otherwise noted.**

Symb ol	Parameter	Conditions	Typic al	Limits	Units	
DIGITA	L INPUT CHARACTERISTI	CS			1	
	Length Park Maltana	V _A = +5.25V		2.4	V (min)	
VIH	Input High Voltage	V _A = +3.6V		2.1	V (min)	
		V _A = +5V		0.8	V (max)	
VIL	Input Low Voltage	$V_A = +3V$		0.4	V (max)	
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_A$	±0.1	±1	µA (max)	
C _{IND}	Digital Input Capacitance		2	4	pF (max)	
DIGITA	L OUTPUT CHARACTERIS	TICS				
V _{OH}	Output High Voltage	I _{SOURCE} = 200 μA	V _A - 0.07	V _A - 0.2	V (min)	
VОН		I _{SOURCE} = 1 mA	V _A - 0.1		V	
V _{OL}	Output Low Voltage	I _{SINK} = 200 μA	0.03	0.4	V (max)	
VOL		I _{SINK} = 1 mA	0.1		V	
I _{OZH} , I _{OZL}	TRI-STATE® Leakage Current		±0.1	±10	µA (max)	
C _{OUT}	TRI-STATE® Output Capacitance		2	4	pF (max)	
	Output Coding	Straig	Straight (Natural) Binary			
POWE	R SUPPLY CHARACTERIS	rics		1	1	
VA	Supply Voltage			2.7	V (min)	
• 4				5.25	V (max)	
	Supply Current, Normal Mode (Operational, CS low)	$V_A = +5.25V,$ $f_{SAMPLE} = 1 Msps$	2.0	3.2	mA (max)	
I _A		$V_A = +3.6V,$ $f_{SAMPLE} = 1 Msps$	0.6	1.5	mA (max)	
A	Supply Current, Shutdown	$f_{SCLK} = 0 \text{ MHz}, V_A = +5V,$ $f_{SAMPLE} = 0 \text{ ksps}$	500		nA	
	(CS high)	$f_{SCLK} = 20 \text{ MHz}, V_A = +5V,$ $f_{SAMPLE} = 0 \text{ ksps}$	60		μΑ	
	Power Consumption,	$V_A = +5V$	10	16	mW (max)	
	Normal Mode (Operational, CS low)	$V_A = +3V$	2.0	4.5	mW (max)	
P _D	Power Consumption,	$f_{SCLK} = 0 \text{ MHz}, V_A = +5V$ $f_{SAMPLE} = 0 \text{ ksps}$	2.5		μW	
	Shutdown (CS high)	$f_{SCLK} = 20 \text{ MHz}, V_A = +5V,$ $f_{SAMPLE} = 0 \text{ ksps}$	300		μW	
AC EL	ECTRICAL CHARACTERIS	rics				
f _{SCLK}	Clock Frequency ⁽³⁾	(4)		10	MHz (min)	
OOLIN				20	MHz (max)	
,	O and Data	(4)		500	ksps (min)	
f _S	Sample Rate			1	Msps (max)	
DC	SCLK Duty Cycle	f _{SCLK} = 20 MHz		40	% (min)	
20	COLIC Daty Oyolo		50	60	% (max)	

(3) This condition is for $f_{SCLK} = 20$ MHz.

(4) This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is specified under Operating Ratings.

ADC121S101 Converter Electrical Characteristics ^{(1) (2)} (continued)

The following specifications apply for $V_A = +2.7V$ to 5.25V, GND = 0V, $f_{SCLK} = 10$ MHz to 20 MHz, $C_L = 15$ pF, $f_{SAMPLE} = 500$ ksps to 1 Msps, unless otherwise noted. **Boldface limits apply for T_A = -40^{\circ}C to +85^{\circ}C: all other limits T_A = 25^{\circ}C unless otherwise noted.**

Symb ol	Parameter	Conditions	Typic al	Limits	Units
	Minimum Time Required for Acquisition			350	ns (max)
t _{QUIET}	(5)			50	ns (min)
t _{AD}	Aperture Delay		3		ns
t _{AJ}	Aperture Jitter		30		ps

(5) Minimum Quiet Time required by bus relinquish and the start of the next conversion.

www.ti.com

TRUMENTS

XAS

6



www.ti.com

ADC121S101 Timing Specifications

The following specifications apply for $V_A = +2.7V$ to 5.25V, GND = 0V, $f_{SCLK} = 10.0$ MHz to 20.0 MHz, $C_L = 25$ pF, $f_{SAMPLE} = 500$ ksps to 1 Msps, **Boldface limits apply for T_A = -40^{\circ}C to +85^{\circ}C**; all other limits $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical	Limits	Units
t _{CS}	Minimum CS Pulse Width			10	ns (min)
t _{SU}	CS to SCLK Setup Time			10	ns (min)
t _{EN}	Delay from $\overline{\text{CS}}$ Until SDATA TRI-STATE [®] Disabled ⁽¹⁾			20	ns (max)
	Data Assess Time after COLK Falling France (2)	V _A = +2.7 to +3.6		40	ns (max)
t _{ACC}	Data Access Time after SCLK Falling Edge ⁽²⁾	V _A = +4.75 to +5.25		20	ns (max)
t _{CL}	SCLK Low Pulse Width			0.4 x t _{SCLK}	ns (min)
t _{CH}	SCLK High Pulse Width			0.4 x t _{SCLK}	ns (min)
		$V_A = +2.7V$ to +3.6V		7	ns (min)
t _H	SCLK to Data Valid Hold Time	V _A = +4.75V to +5.25V		5	ns (min)
				25	ns (max)
	OOLK = 1 and $COOLTA = 1$ in the second second (3)	$V_A = +2.7V$ to +3.6V		6	ns (min)
t _{DIS}	SCLK Falling Edge to SDATA High Impedance ⁽³⁾			25	ns (max)
		$V_A = +4.75V$ to +5.25V		5	ns (min)
t _{POWER-} UP	Power-Up Time from Full Power-Down		1		μs

(1) Measured with the timing test circuit shown in Figure 1 and defined as the time taken by the output signal to cross 1.0V.

(2) Measured with the timing test circuit shown in Figure 1 and defined as the time taken by the output signal to cross 1.0V or 2.0V.

(3) t_{DIS} is derived from the time taken by the outputs to change by 0.5V with the timing test circuit shown in Figure 1. The measured number is then adjusted to remove the effects of charging or discharging the output capacitance. This means that t_{DIS} is the true bus relinquish time, independent of the bus loading.

Timing Diagrams





Figure 1. Timing Test Circuit



DB3

12 data bits

DB11

Z1

3 leading zero bits

Z2

Z0

Figure 2. ADC121S101 Serial Timing Diagram

DB2

DB1

DB0

Specification Definitions

8

Submit Documentation Feedback

SDATA -

ACQUISITION TIME is the time required to acquire the input voltage. That is, it is time required for the hold capacitor to charge up to the input voltage. Acquisition time is measured backwards from the falling edge of CS when the signal is sampled and the part moves from Track to Hold. The start of the time interval that contains t_{ACQ} is the 13th rising edge of SCLK of the previous conversion when the part moves from hold to track. The user must ensure that the time between the 13th rising edge of SCLK and the falling edge of the next CS is not less than t_{ACQ} to meet performance specifications.

APERTURE DELAY is the time after the falling edge of \overline{CS} to when the input signal is acquired or held for conversion.

APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word. This is from the falling edge of \overline{CS} when the input signal is sampled to the 16th falling edge of SCLK when the SDATA output goes into TRI-STATE.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal (V_{REF} – 1.5 LSB), after adjusting for offset error.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third order intermodulation products to the sum of the power in both of the original frequencies. IMD is usually expressed in dB.



X

www.ti.com



SNAS304E-JANUARY 2006-REVISED OCTOBER 2012

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC121S101 is guaranteed not to have any missing codes.

OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB or dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as

THD = 20 • log₁₀
$$\sqrt{\frac{A_{f2}^2 + \dots + A_{f6}^2}{A_{f1}^2}}$$

(1)

where A_{f1} is the RMS power of the input frequency at the output and A_{f2} through A_{f6} are the RMS power in the first 5 harmonic frequencies.

THROUGHPUT TIME is the minimum time required between the start of two successive conversion. It is the acquisition time plus the conversion time.

ADC121S101

SNAS304E - JANUARY 2006 - REVISED OCTOBER 2012


EXAS NSTRUMENTS

4096

4096

20

www.ti.com





SNAS304E - JANUARY 2006 - REVISED OCTOBER 2012

vs.

10

THD

vs.

V_A = 3V

15

20

10

 $V_{A} = 5.25V$

300

400


500

f_{SAMPLE} = 1 Msps

15

20

V_A = 5V




Typical Performance Characteristics (continued)

Texas Instruments

www.ti.com

Typical Performance Characteristics (continued)

 $T_A = +25^{\circ}C$, $f_{SAMPLE} = 500$ ksps to 1 Msps, $f_{SCLK} = 10$ MHz to 20 MHz, $f_{IN} = 100$ kHz unless otherwise stated.



Applications Information

ADC121S101 OPERATION

The ADC121S101 is a successive-approximation analog-to-digital converter designed around a chargeredistribution digital-to-analog converter core. Simplified schematics of the ADC121S101 in both track and hold modes are shown in Figure 3 and Figure 4, respectively. In Figure 3, the device is in track mode: switch SW1 connects the sampling capacitor to the input, and SW2 balances the comparator inputs. The device is in this state until CS is brought low, at which point the device moves to hold mode.

Figure 4 shows the device in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The device moves from hold mode to track mode on the 13th rising edge of SCLK.




Figure 3. ADC121S101 in Track Mode




Figure 4. ADC121S101 in Hold Mode



www.ti.com

USING THE ADC121S101

The serial interface timing diagram for the ADC is shown in Figure 2. \overline{CS} is chip select, which initiates conversions on the ADC and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. SDATA is the serial data out pin, where a conversion result is found as a serial data stream.

Basic operation of the ADC begins with \overline{CS} going low, which initiates a conversion process and data transfer. Subsequent rising and falling edges of SCLK will be labelled with reference to the falling edge of \overline{CS} ; for example, "the third falling edge of SCLK" shall refer to the third falling edge of SCLK after \overline{CS} goes low.

At the fall of \overline{CS} , the SDATA pin comes out of TRI-STATE[®], and the converter moves from track mode to hold mode. The input signal is sampled and held for conversion on the falling edge of \overline{CS} . The converter moves from hold mode to track mode on the 13th rising edge of SCLK (see Figure 2). It is at this point that the interval for the t_{ACQ} specification begins. In the worst case, 350ns must pass between the 13th rising edge and the next falling edge of SCLK. The SDATA pin will be placed back into TRI-STATE[®] after the 16th falling edge of SCLK, or at the rising edge of \overline{CS} , whichever occurs first. After a conversion is completed, the quiet time t_{QUIET} must be satisfied before bringing \overline{CS} low again to begin another conversion.

Sixteen SCLK cycles are required to read a complete sample from the ADC. The sample bits (including leading zeroes) are clocked out on falling edges of SCLK, and are intended to be clocked in by a receiver on subsequent falling edges of SCLK. The ADC will produce three leading zero bits on SDATA, followed by twelve data bits, most significant first.

If \overline{CS} goes low before the rising edge of SCLK, an additional (fourth) zero bit may be captured by the next falling edge of SCLK.

Determining Throughput

Throughput depends on the frequency of SCLK and how much time is allowed to elapse between the end of one conversion and the start of another. At the maximum specified SCLK frequency, the maximum guaranteed throughput is obtained by using a 20 SCLK frame. As shown in Figure 2, the minimum allowed time between \overline{CS} falling edges is determined by 1) 12.5 SCLKs for Hold mode, 2) the larger of two quantities: either the minimum required time for Track mode (t_{ACQ}) or 2.5 SCLKs to finish reading the result and 3) 0, 1/2 or 1 SCLK padding to ensure an even number of SCLK cycles so there is a falling SCLK edge when \overline{CS} next falls.

For example, at the fastest rate for this family of parts, SCLK is 20MHz and 2.5 SCLKs are 125ns, so the minimum time between CS falling edges is calculated by

12.5*50ns + 350ns + 0.5*50ns = 1000ns

(2)

(12.5 SCLKs + t_{ACQ} + 1/2 SCLK) which corresponds to a maximum throughput of 1MSPS. At the slowest rate for this family, SCLK is 1MHz. Using a 20 cycle conversion frame as shown in Figure 2 yields a 20µs time between CS falling edges for a throughput of 50KSPS.

It is possible, however, to use fewer than 20 clock cycles provided the timing parameters are met. With a 1MHz SCLK, there are 2500ns in 2.5 SCLK cycles, which is greater than t_{ACQ} . After the last data bit has come out, the clock will need one full cycle to return to a falling edge. Thus the total time between falling edges of \overline{CS} is 12.5*1µs +2.5*1µs +1*1µs=16µs which is a throughput of 62.5KSPS.

ADC TRANSFER FUNCTION

The output format of the ADC is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC is $V_A/4096$. The ideal transfer characteristic is shown in Figure 5. The transition from an output code of 0000 0000 0000 to a code of 0000 0000 0001 is at 1/2 LSB, or a voltage of $V_A/8192$. Other code transitions occur at steps of one LSB.



www.ti.com




Figure 5. Ideal Transfer Characteristic

TYPICAL APPLICATION CIRCUIT

A typical application of the ADC is shown in Figure 6. Power is provided in this example by the National Semiconductor LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. The power supply pin is bypassed with a capacitor network located close to the ADC. Because the reference for the ADC is the supply voltage, any noise on the supply will degrade device noise performance. To keep noise off the supply, use a dedicated linear regulator for this device, or provide sufficient decoupling from other circuitry to keep noise off the ADC supply pin. Because of the ADC's low power requirements, it is also possible to use a precision reference as a power supply to maximize performance. The three-wire interface is shown connected to a microprocessor or DSP.




Figure 6. Typical Application Circuit

ANALOG INPUTS

An equivalent circuit for the ADC's input is shown in Figure 7. Diodes D1 and D2 provide ESD protection for the analog inputs. At no time should the analog input go beyond (V_A + 300 mV) or (GND - 300 mV), as these ESD diodes will begin conducting, which could result in erratic operation. For this reason, the ESD diodes should not be used to clamp the input signal.

The capacitor C1 in Figure 7 has a typical value of 4 pF, and is mainly the package pin capacitance. Resistor R1 is the on resistance of the track / hold switch, and is typically 500Ω . Capacitor C2 is the ADC sampling capacitor and is typically 26 pF. The ADC will deliver best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitance. This is especially important when using the ADC to sample AC signals. Also important when sampling dynamic signals is an anti-aliasing filter.






Figure 7. Equivalent Input Circuit

DIGITAL INPUTS AND OUTPUTS

The ADC digital inputs (SCLK and \overline{CS}) are not limited by the same maximum ratings as the analog inputs. The digital input pins are instead limited to +5.25V with respect to GND, regardless of V_A, the supply voltage. This allows the ADC to be interfaced with a wide range of logic levels, independent of the supply voltage.

MODES OF OPERATION

The ADC has two possible modes of operation: <u>normal mode</u>, and shutdown mode. The ADC enters <u>normal</u> mode (and a conversion process is begun) when CS is pulled low. The device will enter shutdown mode if CS is pulled high before the tenth falling edge of SCLK after CS is pulled low, or will stay in normal mode if CS remains low. Once in shutdown mode, the device will stay there until CS is brought low again. By varying the ratio of time spent in the normal and shutdown modes, a system may trade-off throughput for power consumption, with a sample rate as low as zero.

Normal Mode

The fastest possible throughput is obtained by leaving the ADC in normal mode at all times, so there are no power-up delays. To keep the device in normal mode continuously, CS must be kept low until after the 10th falling edge of SCLK after the start of a conversion (remember that a conversion is initiated by bringing CS low).

If \overline{CS} is brought high after the 10th falling edge, but before the 16th falling edge, the device will remain in normal mode, but the current conversion will be aborted, and SDATA will return to TRI-STATE[®] (truncating the output word).

Sixteen SCLK cycles are required to read all of a conversion word from the <u>device</u>. After sixteen SCLK cycles have elapsed, CS may be idled either high or low until the next conversion. If CS is idled low, it must be brought high again before the start of the next conversion, which begins when CS is again brought low.

After sixteen SCLK cycles, SDATA returns to TRI-STATE[®]. Another conversion may be started, after t_{QUIET} has elapsed, by bringing CS low again.

Shutdown Mode

Shutdown mode is appropriate for applications that either do not sample continuously, or it is acceptable to trade throughput for power consumption. When the ADC is in shutdown mode, all of the analog circuitry is turned off.

To enter shutdown mode, a conversion must be interrupted by bringing \overline{CS} high anytime between the second and tenth falling edges of SCLK, as shown in Figure 8. Once \overline{CS} has been brought high in this manner, the device will enter shutdown mode; the current conversion will be aborted and SDATA will enter TRI-STATE[®]. If \overline{CS} is brought high before the second falling edge of \underline{SCLK} , the device will not change mode; this is to avoid accidentally changing mode as a result of noise on the \overline{CS} line.




Figure 8. Entering Shutdown Mode

TEXAS INSTRUMENTS

www.ti.com

SNAS304E – JANUARY 2006 – REVISED OCTOBER 2012




Figure 9. Entering Normal Mode

To exit shutdown mode, bring \overline{CS} back low. Upon bringing \overline{CS} low, the ADC will begin powering up (power-up time is specified in the Timing Specifications table). This power-up delay results in the first conversion result being unusable. The second conversion performed after power-up, however, is valid, as shown in Figure 9.

If \overline{CS} is brought back high before the 10th falling edge of SCLK, the device will return to shutdown mode. This is done to avoid accidentally entering normal mode as a result of noise on the \overline{CS} line. To exit shutdown mode and remain in normal mode, \overline{CS} must be kept low until after the 10th falling edge of SCLK. The ADC will be fully powered-up after 16 SCLK cycles.

POWER MANAGEMENT

The ADC takes time to power-up, either after first applying V_A , or after returning to normal mode from shutdown mode. This corresponds to one "dummy" conversion for any SCLK frequency within the specifications in this document. After this first dummy conversion, the ADC will perform conversions properly. Note that the t_{QUIET} time must still be included between the first dummy conversion and the second valid conversion.

When the V_A supply is first applied, the ADC may power up in either of the two modes: normal or shutdown. As such, one dummy conversion should be performed after start-up, as described in the previous paragraph. The part may then be placed into either normal mode or the shutdown mode, as described in Sections 7.1 and 7.2.

When the ADC is operated continuously in normal mode, the maximum throughput is f_{SCLK} / 20 at the maximum specified f_{SCLK} . Throughput may be traded for power consumption by running f_{SCLK} at its maximum specified rate and performing fewer conversions per unit time, raising the ADC CS line after the 10th and before the 15th fall of SCLK of each conversion. A plot of typical power consumption versus throughput is shown in the Typical Performance Curves section. To calculate the power consumption for a given throughput, multiply the fraction of time spent in the normal mode by the normal mode power consumption. Note that the curve of power consumption vs. throughput is essentially linear. This is because the power consumption in the shutdown mode is so small that it can be ignored for all practical purposes.

POWER SUPPLY NOISE CONSIDERATIONS

The charging of any output load capacitance requires current from the power supply, V_A . The current pulses required from the supply to charge the output capacitance will cause voltage variations on the supply. If these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce" noise in the substrate that will degrade noise performance if that current is large enough. The larger the output capacitance, the more current flows through the die substrate and the greater is the noise coupled into the analog channel, degrading noise performance.

To keep noise out of the power supply, keep the output load capacitance as small as practical. It is good practice to use a 100 Ω series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and improve noise performance.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
ADC121S101CIMF	ACTIVE	SOT-23	DBV	6	1000	TBD	CU SNPB	Level-1-260C-UNLIM	
ADC121S101CIMF/NOPB	ACTIVE	SOT-23	DBV	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
ADC121S101CIMFX	ACTIVE	SOT-23	DBV	6	3000	TBD	CU SNPB	Level-1-260C-UNLIM	
ADC121S101CIMFX/NOPB	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
ADC121S101CISD	ACTIVE	WSON	NGF	6	1000	TBD	CU SNPB	Level-1-260C-UNLIM	
ADC121S101CISD/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
ADC121S101CISDX	ACTIVE	WSON	NGF	6	4500	TBD	CU SNPB	Level-1-260C-UNLIM	
ADC121S101CISDX/NOPB	ACTIVE	WSON	NGF	6	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
ADC121S101QIMF/NOPB	PREVIEW	SOT-23	DBV	6	1000	TBD	Call TI	Call TI	
ADC121S101QIMFX/NOPB	PREVIEW	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



1-Dec-2012

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ADC121S101, ADC121S101-Q1 :

• Catalog: ADC121S101

• Automotive: ADC121S101-Q1

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC121S101CIMF	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADC121S101CIMF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADC121S101CIMFX	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADC121S101CIMFX/NOP B	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADC121S101CISD	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
ADC121S101CISD/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
ADC121S101CISDX	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
ADC121S101CISDX/NOP B	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

16-Nov-2012



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC121S101CIMF	SOT-23	DBV	6	1000	203.0	190.0	41.0
ADC121S101CIMF/NOPB	SOT-23	DBV	6	1000	203.0	190.0	41.0
ADC121S101CIMFX	SOT-23	DBV	6	3000	206.0	191.0	90.0
ADC121S101CIMFX/NOP B	SOT-23	DBV	6	3000	206.0	191.0	90.0
ADC121S101CISD	WSON	NGF	6	1000	203.0	190.0	41.0
ADC121S101CISD/NOPB	WSON	NGF	6	1000	203.0	190.0	41.0
ADC121S101CISDX	WSON	NGF	6	4500	349.0	337.0	45.0
ADC121S101CISDX/NOP B	WSON	NGF	6	4500	349.0	337.0	45.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- È. Falls within JEDEC MO-178 Variation AB, except minimum lead width.



MECHANICAL DATA

NGF0006A





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated