

# GD4052B

## DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

**DESCRIPTION** – The 4052B is a Dual 4-Channel Analog Multiplexer/Demultiplexer with common channel select logic. Each Multiplexer/Demultiplexer has four independent Inputs/Outputs ( $Y_0$ – $Y_3$ ) and a Common Input/Output (Z). The common channel select logic includes two Address Inputs ( $A_0$ ,  $A_1$ ) and an active LOW Enable Input (E).

Both multiplexer/demultiplexers contain four bidirectional analog switches, each with one side connected to an independent Input/Output ( $Y_0$ – $Y_3$ ) and the other side connected to a Common Input/Output (Z). With the Enable Input LOW, one of the four switches is selected (low Impedance, ON state) by the two Address Inputs. With the Enable Input HIGH, all switches are in the high impedance OFF state, independent of the Address Inputs.

$V_{DD}$  and  $V_{SS}$  are the two supply voltage connections for the digital control inputs ( $A_0$ ,  $A_1$ ,  $\bar{E}$ ). Their voltage limits are the same as for all other digital CMOS. The analog inputs/outputs ( $Y_0$ – $Y_3$ , Z) can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD}$ – $V_{EE}$  may not exceed 15 V. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).

- DIGITAL OR ANALOG MULTIPLEXER/DEMULTIPLEXER
- COMMON ENABLE INPUT (ACTIVE LOW)

**PIN NAMES**


$Y_{0a}$ – $Y_{3a}$	Independent Inputs/Outputs
$Y_{0b}$ – $Y_{3b}$	Independent Inputs/Outputs
$A_0$ , $A_1$	Address Inputs
E	Enable Input (Active LOW)
$Z_a$ , $Z_b$	Common Input/Output

**TRUTH TABLE**

INPUTS			CHANNELS			
$\bar{E}$	$A_1$	$A_0$	$Y_0$ –Z	$Y_1$ –Z	$Y_2$ –Z	$Y_3$ –Z
L	L	L	ON	OFF	OFF	OFF
L	L	H	OFF	ON	OFF	OFF
L	H	L	OFF	OFF	ON	OFF
L	H	H	OFF	OFF	OFF	ON
H	X	X	OFF	OFF	OFF	OFF


L = LOW Level, H = HIGH Level, X = Don't care

**4052B FUNCTIONAL LOGIC DIAGRAM**




$V_{DD}$  = Pin 16  
 $V_{SS}$  = Pin 8  
 $V_{EE}$  = Pin 7  
 ○ = Pin Number

**LOGIC SYMBOL**



$V_{DD}$  = PIN 16  
 $V_{SS}$  = PIN 8  
 $V_{EE}$  = PIN 7

**CONNECTION DIAGRAM  
DIP (TOP VIEW)**



# GS CMOS · GD4052B

www.DataSheet4U.com

**DC CHARACTERISTICS:**  $V_{DD}$  as shown,  $V_{EE} = 0$  V (See Note 1)

SYMBOL	PARAMETER		LIMITS									UNITS	TEMP	TEST CONDITIONS
			$V_{DD} = 5$ V			$V_{DD} = 10$ V			$V_{DD} = 15$ V					
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
$R_{ON}$	ON Resistance	XC		95	900		55	380		35	210	$\Omega$	MIN 25°C MAX	$V_{IS} = V_{DD}$ to $V_{EE}$ Note 2
				100	1000		65	500		40	280			
	XM		90	850		50	340		30	190	$\Omega$	MIN 25°C MAX		
			100	1000		65	500		40	280				
				150	1150		110	660		70	370			
$\Delta R_{ON}$	"Δ" ON Resistance Between Any Two Channels			25			10			5		$\Omega$	25°C	Note 2
$I_Z$	OFF State Leakage Current, All Channels OFF	XC						800				nA	25°C	$\bar{E} = V_{DD}$ , $V_{SS} = V_{DD}/2$ $V_{IS} = V_{DD}$ or $V_{EE}$ $V_{OS} = V_{EE}$ or $V_{DD}$
		XM						80						
	Any Channel OFF	XC						100						
		XM						10						
$I_{DD}$	Quiescent Power Supply Dissipation	XC		20			40			80	$\mu A$	MIN, 25°C MAX	$V_{SS} = V_{EE}$ All inputs at $V_{DD}$ or $V_{EE}$	
		XM		5			10			20				
				150			300			600	$\mu A$	MAX		

Notes on following page

www.DataSheet4U.com

# GS CMOS · GD4052B

www.DataSheet4U.com

**AC CHARACTERISTICS AND SET-UP REQUIREMENTS:**  $V_{DD}$  as shown,  $V_{EE} = 0\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (See Note 3)

SYMBOL	PARAMETER	LIMITS									UNITS	TEST CONDITIONS
		$V_{DD} = 5\text{ V}$			$V_{DD} = 10\text{ V}$			$V_{DD} = 15\text{ V}$				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
tPLH	Propagation Delay, Input to Output		25			10			6		ns	$C_L = 50\text{ pF}$ , $R_L = 200\text{ k}\Omega$ $\bar{E} = V_{SS} = V_{EE}$ , $A_n$ or $V_{is} = V_{DD}$ or $V_{EE}$ Note 5
tPHL	Propagation Delay, Address to Output		10			6			4		ns	
tPLH	Propagation Delay, Address to Output		170			95			80		ns	$C_L = 50\text{ pF}$ , $R_L = 1\text{ k}\Omega$ $\bar{E}$ or $A_n = V_{SS} = V_{EE}$ $V_{is} = V_{DD}$ or $V_{EE}$ Note 5
tPHL	Propagation Delay, Address to Output		210			125			95		ns	
tPZL	Output Enable Time		185			95			75		ns	$C_L = 50\text{ pF}$ , $R_L = 1\text{ k}\Omega$ $\bar{E}$ or $A_n = V_{SS} = V_{EE}$ $V_{is} = V_{DD}$ or $V_{EE}$ Note 5
tPZH	Output Enable Time		205			105			85		ns	
tPLZ	Output Disable Time		1250			1130			1080		ns	$C_L = 50\text{ pF}$ , $R_L = 1\text{ k}\Omega$ $\bar{E}$ or $A_n = V_{SS} = V_{EE}$ $V_{is} = V_{DD}$ or $V_{EE}$ Note 5
tPHZ	Output Disable Time		1240			1120			1070		ns	
	Distortion, Sine Wave Response		0.2			0.2			0.2		%	$R_L = 10\text{ k}\Omega$ $V_{SS} = V_{DD}/2$ , $\bar{E} = V_{EE}$ , $V_{is} = V_{DD}/2$ (sine wave)p-p $f_{is} = 1\text{ kHz}$
	Crosstalk Between Any Two Channels										MHz	$R_L = 1\text{ k}\Omega$ , $\bar{E} = V_{EE}$ $V_{is} = V_{DD}/2$ (sine wave)p-p at $-40\text{ dB}$ $V_{SS} = V_{DD}/2$ , $20\text{ Log}_{10}$ $(V_{os}/V_{is}) = -40\text{ dB}$
	OFF State Feedthrough					1					MHz	$R_L = 1\text{ k}\Omega$ , $V_{SS} = V_{DD}/2$ $\bar{E} = V_{DD}$ $V_{is} = V_{DD}/2$ (sine wave)p-p $20\text{ Log}_{10}(V_{os}/V_{is}) = -40\text{ dB}$
f <sub>MAX</sub>	ON State Frequency Response		13			40			70		MHz	$R_L = 1\text{ k}\Omega$ , $\bar{E} = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave)p-p $V_{SS} = V_{DD}/2$ $20\text{ Log}_{10}(V_{os}/V_{is}) @ 1\text{ kHz}$ $= -3\text{ dB}$

**NOTES:**

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- $\bar{E} = V_{SS}$ ,  $R_L = 10\text{ k}\Omega$ , any channel selected and  $V_{SS} = V_{EE}$  or  $V_{DD}/2$ .
- Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- $V_{is}/V_{os}$  is the voltage signal at an Input/Output terminal ( $Y_n/Z_n$ ).
- $V_{IN} = V_{DD}$  (Square Wave), Input transition times  $\leq 20\text{ ns}$
- In certain applications, the current through the external load resistor ( $R_L$ ) may include both  $V_{DD}$  and signal line components. To avoid drawing  $V_{DD}$  current when switch current flows into terminals 1, 2, 4, 5, 11, 12, 14, or 15 the voltage drop across the bidirectional switch must not exceed 0.5 V at  $T_A < 25^\circ\text{C}$ , or 0.3 V at  $T_A > 25^\circ\text{C}$ . No  $V_{DD}$  current will flow through the switch if current flows into terminals 3 or 13.

www.DataSheet4U.com