

PRELIMINARY

HYUNDAI SEMICONDUCTOR **HY62C64**
8192x8-Bit CMOS Static RAM

NOVEMBER 1986

DESCRIPTION


The HYUNDAI HY62C64 is a 65, 536-bit static random access memory organized as 8192 words by 8 bits and operates from a single 5 volt supply. It is built with HYUNDAI's high performance HYCMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. The HY62C64 is moulded in a standard 28-pin, 600 mil-DIP.

FEATURES


- ▲ High-speed—45/55/70ns (Max.)
- ▲ Low Power dissipation
 - 300mW (Typ.) Operating
 - 10μW (Typ.) Standby—HY62C64L
- ▲ Single 5V power supply
- ▲ Fully static operation
- ▲ All inputs and outputs directly TTL compatible
- ▲ Three State Outputs
- ▲ Data retention supply voltage: 2.0-5.5V

	HY62C64/L-45	HY62C64/L-55	HY62C64/L-70
Maximum Access Time (ns)	45	55	70
Maximum Average Operating Current (mA)	90	90	90
Maximum Standby Current (mA)	2/0.1	2/0.1	2/0.1

PIN CONNECTIONS



BLOCK DIAGRAM



PIN NAMES

A ₀ -A ₁₂	ADDRESS	WE	WRITE ENABLE
D ₀ -D ₇	DATA INPUT/OUTPUT	OE	OUTPUT ENABLE
CS ₁	CHIP SELECT ONE	CS ₂	CHIP SELECT TWO
V _{CC}	POWER	GND	GROUND

This documentation is a general product description and is subject to change without notice. Hyundai Semiconductor does not assume any responsibility for use of circuits described. No circuit patent licenses are implied.

HY62C64 8192x8-Bit CMOS Static RAM

ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-40 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

RECOMMENDED DC OPERATING CONDITIONS

(T_A=0°C to +70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	3.5	6.0	V
V _{IL}	Input Low Voltage	-0.5	0	0.8	V

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TRUTH TABLE

MODE	WE	CS ₁	CS ₂	OE	I/O OPERATION	V _{CC} CURRENT	NOTE
Not Selected (Power Down)	X	H	X	X	High-Z	I _{SB} , I _{SB1}	
	X	X	L	X	High-Z	I _{SB} , I _{SB2}	
Output Disabled	H	L	H	H	High-Z	I _{CC} , I _{CC1}	
Read	H	L	H	L	D _{OUT}	I _{CC} , I _{CC1}	
Write	L	L	H	H	D _{IN}	I _{CC} , I _{CC1}	Write Cycle (1)
	L	L	H	L	D _{IN}	I _{CC} , I _{CC1}	Write Cycle (2)

CAPACITANCE(1)

(T_A=25°C, f=1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	6	pF
C _{I/O}	Input/Output Capacitance	V _{I/O} =0V	8	pF

- This parameter is sampled and not 100% tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output	1.5V
Timing Reference Level Output Load	1 TTL Gate and C _L =30pF (including scope and jig)

DC ELECTRICAL CHARACTERISTICS

(V_{CC}=5V±10%, T_A=0°C to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP ⁽¹⁾	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =GND to V _{CC}	—	—	2	μA	
I _{LO}	Output Leakage Current	CS ₁ =V _{IH} or CS ₂ =V _{IL} or OE=V _{IH} , V _{I/O} =GND to V _{CC}	—	—	2	μA	
I _{CC}	Operating Power Supply Current	CS ₁ =V _{IL} , CS ₂ =V _{IH} , I _{I/O} =0mA	—	50	90	mA	
I _{CC1}	Average Operating Current	Min. Duty Cycle=100%, CS ₁ =V _{IL} , CS ₂ =V _{IH}	—	60	90	mA	
I _{SB}	Standby Power Supply Current	CS ₁ =V _{IH} or CS ₂ =V _{IL} , I _{I/O} =0mA	—	5	15	mA	
I _{SB1} ⁽²⁾		CS ₁ ≥V _{CC} -0.2V, V _{IN} ≥V _{CC} -0.2V or V _{IN} ≤0.2V	HY62C64	—	0.02	2	μA
I _{SB2} ⁽²⁾			HY62C64 L	—	2	100	μA
I _{SB2} ⁽²⁾		CS ₂ ≤0.2V, V _{IN} ≥V _{CC} -0.2V or V _{IN} ≤0.2V	HY62C64	—	0.02	2	μA
I _{SB2} ⁽²⁾	HY62C64 L		—	2	100	μA	
V _{OL}	Output Voltage	I _{OL} =2.1mA	—	—	0.4	V	
V _{OH}		I _{OH} =-1.0mA	2.4	—	—	V	

- Typical limits are at V_{CC}=5.0V, T_A=25°C and specified loading
- V_{IL} min=-0.3V

HY62C64 8192x8-Bit CMOS Static RAM

AC ELECTRICAL CHARACTERISTICS

($V_{CC}=5V\pm 10\%$, $T_A=0^\circ C$ to $+70^\circ C$)

READ CYCLE

SYMBOL	PARAMETER	HY62C64/L-45		HY62C64/L-55		HY62C64/L-70		UNIT	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Read Cycle Time	45	—	55	—	70	—	ns	
t_{AA}	Address Access Time	—	45	—	55	—	70	ns	
t_{ACS1}	Chip Select Access Time	\overline{CS}_1	—	45	—	55	—	70	ns
t_{ACS2}		CS_2	—	45	—	55	—	70	ns
t_{OE}	Output Enable to Output Valid	—	30	—	35	—	50	ns	
t_{CLZ1}	Chip Selection to Output in Low-Z	\overline{CS}_1	5	—	5	—	5	—	ns
t_{CLZ2}		CS_2	5	—	5	—	5	—	ns
t_{OLZ}	Output Enable to Output in Low-Z	5	—	5	—	5	—	ns	
t_{CHZ1}	Chip Deselection to Output in High-Z	\overline{CS}_1	0	25	0	30	0	35	ns
t_{CHZ2}		CS_2	0	25	0	30	0	35	ns
t_{OHZ}	Output Disable to Output in High-Z	0	25	0	30	0	35	ns	
t_{OH}	Output Hold from Address Change	5	—	5	—	5	—	ns	


WRITE CYCLE

SYMBOL	PARAMETER	HY62C64/L-45		HY62C64/L-55		HY62C64/L-70		UNIT	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{WC}	Write Cycle Time	45	—	55	—	70	—	ns	
t_{CW}	Chip Selection to End of Write	35	—	40	—	45	—	ns	
t_{AS}	Address Setup Time	5	—	5	—	5	—	ns	
t_{AW}	Address Valid to End of Write	40	—	50	—	65	—	ns	
t_{WP}	Write Pulse Width	35	—	40	—	45	—	ns	
t_{WR1}	Write Recovery Time	$\overline{CS}_1, \overline{WE}$	5	—	5	—	5	—	ns
t_{WR2}		CS_2	5	—	10	—	10	—	ns
t_{WHZ}	Write to Output in High-Z	0	20	0	25	0	30	ns	
t_{DW}	Data to Write Time Overlap	20	—	25	—	30	—	ns	
t_{DH}	Data Hold from Write Time	5	—	5	—	5	—	ns	
t_{OHZ}	Output Enable to Output in High-Z	0	25	0	25	0	25	ns	
t_{OW}	Output Active from End of Write	5	—	5	—	5	—	ns	

NOTES: t_{CHZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.


TIMING DIAGRAM

READ CYCLE 1 (1,2,4)




HY62C64 8192x8-Bit CMOS Static RAM


READ CYCLE 2^(1,3,4,6)



READ CYCLE 3^(1,4,7)



READ CYCLE 4⁽¹⁾




NOTES:

1. WE is high for READ cycle.
2. Device is continuously selected $\overline{CS}_1 = V_{IL}$ and $CS_2 = V_{IH}$.
3. Address valid prior to or coincident with \overline{CS}_1 transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.
6. CS_2 is high.
7. \overline{CS}_1 is low.


HY62C64 8192x8-Bit CMOS Static RAM

TIMING DIAGRAM (CONT'D)
WRITE CYCLE 1⁽¹⁾



HY62C64 8192x8-Bit CMOS Static RAM

WRITE CYCLE 2 (1.6)



NOTES:

1. \overline{WE} must be high during address transitions.
2. A write occurs during the overlap (t_{WP}) of a low \overline{CS}_1 , a high CS_2 and a low \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS}_1 or \overline{WE} going high or CS_2 going low to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the \overline{CS}_1 low transition or the CS_2 high transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, outputs remain in a high impedance state.
6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If \overline{CS}_1 is low and CS_2 is high during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500mV$ from steady state. This parameter is sampled and not 100% tested.
11. t_{CW} is measured from the later of \overline{CS}_1 going low or CS_2 going high to the end of write.

HY62C64 8192x8-Bit CMOS Static RAM

DATA RETENTION CHARACTERISTICS


($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNIT
V_{DR1}	V_{CC} for Data Retention	$\overline{CS}_1 \geq V_{CC} - 0.2V, V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	2.0	—	—	V
V_{DR2}		$CS_2 \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	2.0	—	—	V
I_{CCDR1}	Data Retention Current	$\overline{CS}_1 \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2$	—	2	50	μA
I_{CCDR2}		$CS_2 \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	—	2	50	μA
t_{CDR}	Chip Deselect to Data Retention Time	See Retention Diagram	0	—	—	ns
t_R	Operation Recovery Time		$t_{RC}^{(2)}$	—	—	ns


NOTES:

- $V_{CC} = 2V, T_A = +25^\circ\text{C}$
- t_{RC} = Read Cycle Time

LOW V_{CC} DATA RETENTION DIAGRAM 1 (\overline{CS}_1 Controlled)




Low V_{CC} DATA RETENTION DIAGRAM 2 (CS_2 Controlled)



HY62C64 8192x8-Bit CMOS Static RAM**PACKAGE OUTLINE****28 PIN PLASTIC**

DIM	Inches			Millimeters		
	Min	Typ	Max	Min	Typ	Max
A	1.445		1.455	36.703		36.957
B	0.535		0.545	13.685		13.843
C		0.060			1.524	
D		0.032			0.813	
E	0.125			3.175		
F	0.090		0.110	2.286		2.794
G	0.016		0.020	0.406		0.508
H	0.020			0.508		
I	0.150			3.810		
J			0.625			15.875
K			0.700			17.780
L		0.010			0.254	

**ORDERING INFORMATION**Part Number: **HY62C64/L XXX**

Speed

45=45ns

55=55ns

70=70ns

Package

P: Plastic DIP

8

HYUNDAI
SEMICONDUCTOR

Korea Headquarters & Factory, Hyundai Electronics Industries Co., Ltd., Semiconductor Division

•Semiconductor Sales : 12th Fl. Hyundai Bldg., 140-2, Kye-Dong, Chongro-Ku, Seoul, Korea

& Marketing Division ▲ Tel: 741-1311/25 Ext. 310, 333 ▲ Tlx: K29793/4 HDETN ▲ Fax: (02) 741-0317

•Head Office & Factory: San 136-1, Ami-Ri, Bubal-Myun, Ichon-Kun, Kyungki-Do, Korea

▲ Tel: (0336) 2-6211/30, (02) 741-0661/4 ▲ Tlx: K23955/7 HDETN ▲ Fax: (02) 741-0737

U.S. Headquarters, Hyundai Electronics America, Semiconductor Division

4401 Great America Parkway, Santa Clara, CA 95054, U.S.A. ▲ Tel: 408-986-9800 ▲ Tlx: 278841 HEA UR ▲ Fax: 408-988-0665