MOTOROLA SEMICONDUCTOR ! **TECHNICAL DATA**

MJE6040 thru MJE6045 See Page 3-139

T-33-11 **MJE8500 MJE8501**


2.5 AMPERE


NPN SILICON POWER TRANSISTORS

700 and 800 VOLTS 65 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries are given to facilitate "worst case" design.





Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJE8500 and MJE8501 transistors are designed for highvoltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- · Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

300 ns Inductive Fall Time - 25°C (Typ) 500 ns Inductive Crossover Time - 25°C (Typ) 900 ns Inductive Storage Time - 25°C (Typ)

Operating Temperature Range -65 to +125°C

100°C Performance Specified for:

Reversed Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages

Leakage Currents

MAXIMUM RATINGS

| Rating | Symbol | MJE8500 | MJE8501 | Unit |
|---|----------------------|------------------|------------------|----------------------------|
| Collector-Emitter Voltage | VCEO(sus) | 700 | 800 | Vdc |
| Collector-Emitter Voltage | VCEV | 1200 | 1400 | Vdc |
| Emitter Base Voltage | VEB | 8,0 | 8,0 | Vdc |
| Collector Current — Continuous Peak (1) | IC ICM | 2.5 5.0 | 2.5 5.0 | Adc |
| Base Current — Continuous Peak (1) | · í _B | 2.0 4.0 | 2.0 4.0 | Adc |
| Total Power Dissipation @ $T_C = 25^{\circ}C$ @ $T_C = 100^{\circ}C$ Derate above $25^{\circ}C$ | PD | 65 17 0.65 | 65 17 0,65 | Watts W/ ^O C |
| Operating and Storage Junction Temperature Range | TJ, T _{stg} | -65 to +125 | | °c |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
|--|--------|------|------|
| Thermal Resistance, Junction to Case | ReJC | 1.54 | oC/W |
| Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds | TL | 275 | °C |
| (1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 1 | 0%. | | |

MJE8500, MJE8501

T-33-11


ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)


| | Characteristic | Symbo | I Min | Тур | Max | Unit |
|--|---|---------------------------------------|-------------|---------------|------------|------|
| OFF CHARACTE | RISTICS | | | | | |
| Collector-Emitter (IC = 100 mA, | | IE8500 V _{CEO} (se IE8501 | 700 800 | <u>-</u> | - - | Vdc |
| | d Value, VBE(off) = 1.5 Vdc) | ICEV | _ | _ | 0.25 | mAde |
| (V _{CEV} = Rate | d Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C) | | | | 5.0 | |
| Collector Cutoff C | turrent V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C) | ICER | | - | 5,0 | mAdc |
| Emitter Cutoff Cu (VEB = 7.0 Vo | | EBO | - | - | 1,0 | mAdc |
| SECOND BREAKD | OWN | | | | | |
| Second Breakdow | Second Breakdown Collector Current with base forward biased | | | See Figure 12 | | |
| Clamped Inductive SOA with Base Reverse Biased | | | A | See Figure 13 | | |
| ON CHARACTERIS | STICS (1) | | | | | |
| DC Current Gain (I _C = 0.5 Adc | , V _{CE} = 5.0 Vdc) | hFE | 7.5 | - | _ | - |
| (I _C = 1,0 Adc | Saturation Voltage , I _B = 0.33 Adc) , I _B = 1.0 Adc) | VCE(sa | t) | | 2.0 5.0 | Vdc |
| {IC = 1.0 Adc | , I _B = 0.33 Adc, T _C = 100°C) | | _· | | 3.0 | |
| Base-Emitter Satu | | V _{BE} (sa | - - | | 1.5 1.5 | Vdc |
| DYNAMIC CHARA | | | | | ~ | |
| Output Capacitan | ce c, I _E = 0, f _{test} = 1.0 kHz) | Cob | 50 | <u> </u> | 250 | p₹ |
| SWITCHING CHAP | ACTERISTICS | | | | | |
| Resistive Load (Ta | able 1) | | | | | |
| Delay Time | | ^t d | - | 0.045 | 0.20 | μς |
| Rise Time | (Vcc = 500 Vdc, Ic = 1.0 A, | t _r | _ | 0.2 | 2.0 | μs |
| Storage Time | IB1 = 0.33 A, IVBE(off) = 5.0 Vdc, tp = Duty Cycle < 2.0%) | t _s t _s | | 1.0 | 4.0 | μs |
| Fall Time | Duty Cycle 4 2.0% | tf | | 0.5 | 2.0 | μs |
| Inductive Load, C | lamped (Table 1) | | | | | |
| Storage Time | (I _C = 1.0 A(pk), V _{clamp} = 500 Vdc, I _{B1} | = 0.33 A, t _{sv} | - | 1.3 | 4.0 | μs |
| Crossover Time | VBE(off) = 5 Vdc, TC = 100°C) | t _c | _ | 0.6 | 2.0 | μς |
| Storage Time | # = 10 A(a() V = 500 V/a las | 7 0 33 A tsv | - | 0.9 | - | μς |
| Crossover Time | (I _C = 1.0 A(pk), V _{clamp} = 500 Vdc, I ₈₁ | * 0.33 A, t _c | - | 0.5 | | μς |
| Fall Time | V _{BE(off)} = 5 Vdc, T _C = 25 ^o C) | tfi | | 0.3 | | μs |


(1) Pulse Test: PW - 300 µs, Duty Cycle < 2%.




















MJE8500, MJE8501

T-33-11

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE BASE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined,

t_{sV} = Voltage Storage Time, 90% IB1 to 10% V_{CE} (pk)

try = Voltage Rise Time, 10-90% VCE (pk)

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

t_C = Crossover Time, 10% V_{CE} (pk) to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

 $P_{SWT} = 1/2 V_{CC}I_{C}(t_{c})f$ In general, t_{rv} + $t_{fi} \cong t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (tc and tsv) which are guaranteed at 100°C.

TYPICAL RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN - ON SWITCHING TIMES







FIGURE 10 - TURN - OFF SWITCHING TIMES



MOTORCLA SC XSTRS/R F 12E D 6367254 0085373 9 7 MJE8500, MJE8501 7-33-1/

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE





3-928

MJE8500, MJE8501

T-33-11

SAFE OPERATING AREA INFORMATION

FIGURE 12 - FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA



FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^{o}C$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{o}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

TJ(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Biass Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 - POWER DERATING

