- **Remote Terminal ADSL Line Driver**
  - **Ideal for Both Full Rate ADSL and G.Lite**
  - **Compatible With 1:1 Transformer Ratio**
- **Low 2.7 pA/√Hz Noninverting Current Noise**
  - **Reduces Noise Feedback Through Hybrid Into Downstream Channel**
- **Wide Supply Voltage Range ±5 V to ±15 V**
  - **Ideal for ±12-V Operation**
- **Wide Output Swing**
  - **42 Vpp Differential Output Voltage, R_L = 200 Ω, ±12-V Supply**
- **High Output Current**
  - **175 mA (typ)**

- **High Speed**
  - **110 MHz (–3 dB, G=8, ±12 V)**
  - **1500 V/μs Slew Rate (G = 8, ±12 V)**
- **Low Distortion, Single-Ended, G = 8**
  - **–83 dBc (250 kHz, 2 Vpp, 100-Ω load)**
- **Low Power Shutdown (THS6053)**
  - **300-μA Total Standby Current**
- **Thermal Shutdown and Short Circuit Protection**
- **Standard SOIC, SOIC PowerPAD, and TSSOP PowerPAD™ Package**
- **Evaluation Module Available**

THS6052
SOIC (D) AND
SOIC PowerPAD™ (DDA) PACKAGE
(TOP VIEW)

```
D1 OUT [ 1      8 ] VCC+
D1 IN− [ 2      7 ] D2 OUT
D1 IN+ [ 3      6 ] D2 IN−
VCC−  [ 4      5 ] D2 IN+
```

THS6053
SOIC (D) AND
TSSOP PowerPAD™ (PWP) PACKAGE
(TOP VIEW)

```
D1 OUT [ 1     14 ] VCC+
D1 IN− [ 2     13 ] D2 OUT
D1 IN+ [ 3     12 ] D2 IN−
VCC−  [ 4     11 ] D2 IN+
N/C   [ 5     10 ] N/C
GND   [ 6      9 ] SHUTDOWN
N/C   [ 7      8 ] N/C
```

description

The THS6052/3 is a high-speed line driver ideal for driving signals from the remote terminal to the central office in asymmetrical digital subscriber line (ADSL) applications. It can operate from ±12-V supply voltages while drawing only 5.2 mA of supply current per channel. It offers low –83 dBc total harmonic distortion driving a 100-Ω load (2 Vpp). The THS6052/3 offers a high 42-Vpp differential output swing across a 200-Ω load from a ±12-V supply. The THS6053 features a low-power shutdown mode, consuming only 300 μA quiescent current per channel. The THS6052/3 is packaged in a standard SOIC, SOIC PowerPAD™, and TSSOP PowerPAD™ packages.

RELATED PRODUCTS

DEVICE	DESCRIPTION
THS6042/3	350-mA, ±12 ADSL CPE line driver
THS6092/3	275-mA, +12 V ADSL CPE line driver
OPA2677	380-mA, +12 V ADSL CPE line driver
THS6062	Low noise ADSL receiver

TEXAS INSTRUMENTS

THS6052, THS6053
175 mA, $\pm$12 V ADSL CPE LINE DRIVERS

AVAILABLE OPTION

T_A	PACKAGED DEVICE				EVALUATION MODULES
	SOIC-8 (D)	SOIC-8 PowerPAD (DDA)	SOIC-14 (D)	TSSOP-14 (PWP)	
0°C to 70°C	THS6052CD	THS6052CDDA	THS6053CD	THS6053CPWP	THS6052EVM THS6053EVM
−40°C to 85°C	THS6052ID	THS6052IDDA	THS6053ID	THS6053IPWP	—

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V_{CC+} to V_{CC-} .... 33 V
Input voltage .... $\pm V_{CC}$
Output current (see Note 1) .... 275 mA
Differential input voltage .... $\pm$ 4 V
Maximum junction temperature .... 150°C
Total power dissipation at (or below) 25°C free-air temperature .... See Dissipation Ratings Table
Operating free-air temperature, T_A: Commercial .... 0°C to 70°C
Industrial .... −40°C to 85°C
Storage temperature, T_{stg} : Commercial .... −65°C to 125°C
Industrial .... −65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds .... 300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS6052 and THS6053 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package.

DISSIPATION RATING TABLE

PACKAGE	θ_{JA}	θ_{JC}	$T_A = 25°C$ $T_J = 150°C$ POWER RATING
D-8	95°C/W[‡]	38.3°C/W[‡]	1.32 W
DDA	45.8°C/W[‡]	9.2°C/W[‡]	2.73 W
D-14	66.6°C/W[‡]	26.9°C/W[‡]	1.88 W
PWP	37.5°C/W	1.4°C/W	3.3 W

[‡] This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the Θ_{JA} is 168°C/W for the D–8 package and 122.3°C/W for the D–14 package.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC+} to V_{CC-}	Dual supply	$\pm$5		$\pm$15	V
	Single supply	10		30	
Operating free-air temperature, T_A	C-suffix	0		70	°C
	I-suffix	−40		85	

![Texas Instruments logo]
TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ±12 V, $R_{FEEDBACK}$ = 750 Ω, R_L = 100 Ω (unless otherwise noted)

dynamic performance

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
BW	Small-signal bandwidth (−3 dB)	R_L = 50 Ω	G= 1, R_F = 1 kΩ	V_{CC} = ±5 V		110		MHz
				V_{CC} = ±12 V		120		
			G= 2, R_F = 680 Ω	V_{CC} = ±5 V, ±12 V		100		
			G= 8, R_F = 330 Ω			90		
		R_L = 100 Ω	G= 1, R_F = 1 kΩ	V_{CC} = ±5 V		150		
				V_{CC} = ±12 V		170		
			G= 2, R_F = 680 Ω	V_{CC} = ±5 V, ±12 V		135		
			G= 8, R_F = 330 Ω			110		
SR	Slew rate (see Note 2), G=8	V_O = 4 V_{PP}	V_{CC} = ±5 V	V_{CC} = ±5 V		650		V/µs
			V_{CC} = ±12 V	V_{CC} = ±12 V		850		
			V_{CC} = ±15 V	V_{CC} = ±15 V		950		
		V_O = 16 V_{PP}	V_{CC} = ±12 V	V_{CC} = ±12 V		1500		
			V_{CC} = ±15 V	V_{CC} = ±15 V		1700		

NOTE 2: Slew rate is defined from the 25% to the 75% output levels.

noise/distortion performance

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
THD	Total harmonic distortion (single-ended configuration)	Gain = 8, V_{CC} = ±12 V,	R_L = 100 Ω, f = 250 kHz	$V_{O(pp)}$ = 2 V		−83		dBc
				$V_{O(pp)}$ = 16 V		−78		
		Gain = 8, V_{CC} = ±5 V,	R_L = 50 Ω, f = 250 kHz	$V_{O(pp)}$ = 2 V		−74		
				$V_{O(pp)}$ = 6 V		−72		
V_n	Input voltage noise	V_{CC} = ±5 V, ±12 V	f = 10 kHz,			2.1		nV/√Hz
I_n	Input current noise	+Input	f = 10 kHz, V_{CC} = ±5 V, V_{CC} = ±12 V, V_{CC} = ±15 V			2.7		pA/√Hz
		−Input				10.7		
X_T	Crosstalk	f = 250 kHz, G = 2,	V_{CC} = ±12 V, R_L = 100 Ω	V_O = 2 Vp-p		−79		dBc
		f = 250 kHz, G = 2,	V_{CC} = ±5 V, R_L = 50 Ω	V_O = 2 Vp-p		−71		

electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ±12 V, $R_{FEEDBACK}$ = 750 Ω, R_L = 100 Ω (unless otherwise noted) (continued)

dc performance

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OS}	Input offset voltage	V_{CC} = ±12 V, V_{CC} = ±6 V	T_A = 25°C		5	10	mV
			T_A = full range			15	
	Differential offset voltage		T_A = 25°C		3	6	
			T_A = full range			8	
	Offset drift		T_A = full range			30	µV/°C
I_{IB}	– Input bias current	V_{CC} = ±12 V, V_{CC} = ±6 V	T_A = 25°C		5	10	µA
			T_A = full range			12	
	+ Input bias current		T_A = 25°C		2	5	
			T_A = full range			6	
	Differential input bias current		T_A = 25°C		5	10	
			T_A = full range			12	
Z_{OL}	Open loop transimpedance	V_{CC} = ±12 V, V_{CC} = ±6 V	R_L = 1 kΩ,		1		MΩ

input characteristics

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{ICR}	Input common-mode voltage range	V_{CC} = ±12 V		±9.7	±10.1		V
		V_{CC} = ±6 V		±3.8	±4.2		
CMRR	Common-mode rejection ratio	V_{CC} = ±12 V, V_{CC} = ±6 V	T_A = 25°C	59	66		dB
			T_A = full range	57			
R_I	Input resistance	+ Input			1.5		MΩ
		– Input			15		Ω
C_I	Input capacitance				2		pF

output characteristics

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_O	Output voltage swing	Single ended	R_L = 50 Ω,	V_{CC} = ± 6 V	±4.2	±4.6		V
			R_L = 100 Ω	V_{CC} = ±12 V	±10.1	±10.5		
				V_{CC} = ±6 V	±4.4	±4.8		
I_O	Output current		R_L = 25 Ω,	V_{CC} = ±12 V	150	175		mA
			R_L = 10 Ω,	V_{CC} = ±6 V	150	175		
I_{SC}	Short-circuit current		R_L = 0 Ω,	V_{CC} = ±12 V		250		mA
	Output resistance		Open loop			14		Ω

TEXAS
INSTRUMENTS

electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ±12 V, $R_{FEEDBACK}$ = 750 Ω, R_L = 100 Ω (unless otherwise noted) (continued)

power supply

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{CC} Operating range	Dual supply			±4.5		±16.5	V
	Single supply			9		33	
I_{CC} Quiescent current (each driver)		V_{CC} = ±12 V	T_A = 25°C		5.2	7	mA
			T_A = full range			8	
		V_{CC} = ±6 V	T_A = 25°C		4.5	6.5	
			T_A = full range			7.5	
PSRR Power supply rejection ratio		V_{CC} = ±12 V	T_A = 25°C	−64	−62		dB
			T_A = full range	−61	−		
		V_{CC} = ±6 V	T_A = 25°C	−60	−70		
			T_A = full range	−58			

shutdown characteristics (THS6053 only)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IL(SHDN)}$	Shutdown pin voltage for power up	V_{CC} = ±6 V, ±12 V GND = 0 V, (GND Pin as Reference)			0.8	V
$V_{IH(SHDN)}$	Shutdown pin voltage for power down	V_{CC} = ±6 V, ±12 V, GND = 0 V, (GND Pin as Reference)	2			V
$I_{CC(SHDN)}$	Total quiescent current when in shutdown state	V_{GND} = 0 V, V_{CC} = ±6 V, ±12 V		0.3	0.7	mA
t_{DIS}	Disable time (see Note 3)	V_{CC} = ±12 V		0.1		µs
t_{EN}	Enable time (see Note 3)	V_{CC} = ±12 V		0.4		µs
$I_{IL(SHDN)}$	Shutdown pin input bias current for power up	V_{CC} = ±6 V, ±12 V		40	100	µA
$I_{IH(SHDN)}$	Shutdown pin input bias current for power down	V_{CC} = ±6 V, ±12 V, $V_{(SHND)}$ = 3.3 V		50	100	µA

NOTE 3:   Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

APPLICATION INFORMATION

Figure 1. THS6052 ADSL Application With 1:1 Transformer Ratio

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
THS6052CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6052CDDA	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS6052CDDAG3	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS6052CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6052ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6052IDDA	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS6052IDDAG3	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS6052IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6053CPWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS6053CPWPRG4	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS6053ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6053IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6053IPWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS6053IPWPG4	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS6053CPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS6053CPWPR	HTSSOP	PWP	14	2000	346.0	346.0	29.0

DDA (R−PDSO−G8)   PowerPAD ™ PLASTIC SMALL−OUTLINE

Thermal Pad
(See Note D)

4202561/E 09/10

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5−1994.
B.   This drawing is subject to change without notice.
C.   Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D.   This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E.   This package complies to JEDEC MS−012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R–PDSO–G8)   PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Top View

Exposed Thermal Pad Dimensions

4206322–4/J 01/11

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

Texas
Instruments
www.ti.com

DDA (R−PDSO−G8)   PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
Reference table below for other
solder stencil thicknesses

4x1,5   1,27

solder mask
over copper

6xØ0,3

3x1,5

2,41 2,94 5,75

Example Solder Mask
Defined Pad
(See Note C, D)

3,1

4,89

0,45   1,27

2,15

3,1 Y 2,41 5,75
X

(See Note E)

Example
Non Soldermask Defined Pad

0,5

2,2

Example
Solder Mask Opening
(See Note F)

Pad Geometry

0,07
All Around

Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	3.3	2.6
0.127mm	3.10	2.41
0.152mm	2.8	2.3
0.178mm	2.6	2.0

4208951−4/C 09/10

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
         D.   This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
              Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
              for specific thermal information, via requirements, and recommended board layout. These documents are available at
              www.ti.com <http://www.ti.com>. Publication IPC−7351 is recommended for alternate designs.
         E.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
              metal load solder paste. Refer to IPC−7525 for other stencil recommendations.
         F.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

D (R−PDSO−G14)   PLASTIC SMALL OUTLINE

0.344 (8,75)
0.337 (8,55)
⟨C⟩

14   8

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)   ⟨D⟩
0.150 (3,80)

1   7

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)   0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−5/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
          B. This drawing is subject to change without notice.
        ⟨C⟩ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0.006 (0,15) each side.
        ⟨D⟩ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
          E. Reference JEDEC MS−012 variation AB.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G14)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

12x1,27

14x0,55

12x1,27

14x1,95

4,80

4,80

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

2,00

Example
Solder Mask Opening
(See Note E)

0,07
All Around

4211283−3/C   02/11

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PWP (R–PDSO–G14)　　　　　　　　　PowerPAD ™ PLASTIC SMALL OUTLINE

4073225–2/I 05/11

NOTES:　A.　All linear dimensions are in millimeters.
　　　　　B.　This drawing is subject to change without notice.
　　　　　C.　Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
　　　　　D.　This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
　　　　　　　Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
　　　　　　　recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
　　　　　E.　See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
　　　　　E.　Falls within JEDEC MO–153

PowerPAD is a trademark of Texas Instruments.

TEXAS
INSTRUMENTS
www.ti.com

PWP (R−PDSO−G14)   PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

14   8

$\dfrac{2,46}{1,65}$

Exposed Thermal Pad

1   7

$\dfrac{2,31}{1,35}$

Top View

Exposed Thermal Pad Dimensions

4206332−2/W   05/11

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

PWP (R—PDSO—G14)   PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
Reference table below for other
solder stencil thicknesses

Increasing copper area will
enhance thermal performance
(See Note D)

4x1,5   12x0,65

solder mask
over copper

2,46 3,4 5,6

3x1,5
6xØ0,33

2,31
5,0

Example Solder Mask
Defined Pad
(See Note C, D)

14x0,25

14x1,55

5,6 2,46 Y
X
(See Note E)
2,31

12x0,65

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note F)

0,3

1,6

0,07

All Around

Pad Geometry

Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	2.5	2.65
0.127mm	2.31	2.46
0.152mm	2.15	2.3
0.178mm	2.05	2.15

4207609–2/Q 03/11

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
         D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
             Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
             for specific thermal information, via requirements, and recommended board layout. These documents are available at
             www.ti.com <http://www.ti.com>. Publication IPC–7351 is recommended for alternate designs.
         E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
             metal load solder paste. Refer to IPC–7525 for other stencil recommendations.
         F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
PowerPAD is a trademark of Texas Instruments.

TEXAS
INSTRUMENTS
www.ti.com

D (R—PDSO—G8)   PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)

8   5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)

Pin 1
Index Area

1   4

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

0.010 (0,25) ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)

0°–8°

0.050 (1,27)
0.016 (0,40)

4040047-3/M   06/11

NOTES: A.   All linear dimensions are in inches (millimeters).
          B.   This drawing is subject to change without notice.
        C.   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
            not exceed 0.006 (0,15) each side.
        D.   Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
          E.   Reference JEDEC MS–012 variation AA.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

6x1,27

4,80

8x0,55

6x1,27

8x1,95

4,80

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

2,00

Example
Solder Mask Opening
(See Note E)

0,07
All Around

4211283−2/C 02/11

NOTES: A. All linear dimensions are in millimeters.
          B. This drawing is subject to change without notice.
          C. Publication IPC−7351 is recommended for alternate designs.
          D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
          E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE