







CD74HCT03, CD54HCT03 SCHS414 - JUNE 2020

CDx4HCT03 Quadruple 2-Input NAND Gates with Open-Drain Outputs

1 Features

- · LSTTL input logic compatible
 - V_{IL(max)} = 0.8 V, V_{IH(min)} = 2 V CMOS input logic compatible
- - I_I ≤ 1 μA at V_{OL}, V_{OH}
- **Buffered** inputs
- 4.5 V to 5.5 V operation
- Wide operating temperature range: -55°C to +125°C
- Supports fanout up to 10 LSTTL loads
- Significant power reduction compared to LSTTL logic ICs

2 Applications

- Alarm / tamper detect circuit
- S-R latch


3 Description

This device contains four independent 2-input NAND gates with open-drain outputs. Each gate performs the Boolean function $Y = \overline{A \bullet B}$ in positive logic.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
CD74HCT03M	SOIC (14)	8.70 mm × 3.90 mm				
CD74HCT03E	PDIP (14)	19.30 mm × 6.40 mm				
CD54HCT03F	CDIP (14)	21.30 mm × 7.60 mm				

For all available packages, see the orderable addendum at the end of the data sheet.



Functional pinout



Table of Contents

1 Features1	8.3 Feature Description	8
2 Applications1	8.4 Device Functional Modes	
3 Description1	9 Application and Implementation	
4 Revision History2	9.1 Application Information	
5 Pin Configuration and Functions3	9.2 Typical Application	
Pin Functions3	10 Power Supply Recommendations	
6 Specifications4	11 Layout	13
6.1 Absolute Maximum Ratings4	11.1 Layout Guidelines	13
6.2 Recommended Operating Conditions4	11.2 Layout Example	13
6.3 Thermal Information4	12 Device and Documentation Support	14
6.4 Electrical Characteristics5	12.1 Documentation Support	14
6.5 Switching Characteristics5	12.2 Support Resources	14
6.6 Operating Characteristics5	12.3 Trademarks	14
6.7 Typical Characteristics5	12.4 Electrostatic Discharge Caution	14
7 Parameter Measurement Information7	12.5 Glossary	14
8 Detailed Description8	13 Mechanical, Packaging, and Orderable	
8.1 Overview8	Information	14
8.2 Functional Block Diagram8		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2020	*	Initial release.



5 Pin Configuration and Functions




Figure 5-1. D, N, or J Package 14-Pin SOIC, PDIP, or CDIP Top View

Pin Functions

	PIN		DECODED TO U
NAME	NO.	I/O	DESCRIPTION
1A	1	Input	Channel 1, Input A
1B	2	Input	Channel 1, Input B
1Y	3	Output	Channel 1, Output Y
2A	4	Input	Channel 2, Input A
2B	5	Input	Channel 2, Input B
2Y	6	Output	Channel 2, Output Y
GND	7	_	Ground
3Y	8	Output	Channel 3, Output Y
3A	9	Input	Channel 3, Input A
3B	10	Input	Channel 3, Input B
4Y	11	Output	Channel 4, Output Y
4A	12	Input	Channel 4, Input A
4B	13	Input	Channel 4, Input B
V _{CC}	14	_	Positive Supply



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		,	MIN	MAX	UNIT	
V _{CC}	Supply voltage		-0.5	7	V	
I _{IK}	Input clamp current ⁽²⁾	V _I < -0.5 V or V _I > V _{CC} + 0.5 V		±20	mA	
I _{OK}	Output clamp current ⁽²⁾	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V		±20	mA	
I _O	Continuous output current		±25	mA		
	Open drain output current		-25	mA		
	Continuous current through V _{CC} or GND			±50	mA	
_	line the state of	Plastic package		150	°C	
TJ	Junction temperature ⁽³⁾	Hermetic package or die		175	°C	
	Maximum lead temperature (soldering 10s)	SOIC - lead tips only		300	°C	
T _{stg}	Storage temperature	Storage temperature				

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage		4.5		5.5	V	
V _{IH}	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			V	
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8	V	
VI	Input voltage		0		V _{CC}	V	
Vo	Output voltage		0		V _{CC}	V	
	Input transition time	V _{CC} = 4.5 V			500	ns	
T _t	input transition time	V _{CC} = 5.5 V			400	115	
T _A	Operating free-air temperature		– 55		125	°C	

6.3 Thermal Information

		CD74		
	THERMAL METRIC ⁽¹⁾	N (PDIP)	D (SOIC)	UNIT
		14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	65.4	102.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	53.1	59.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.1	58.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	32.7	20.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	44.9	58.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.4 Electrical Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

		METER TEST CONDITIONS					Opera	ting free	air tem	peratur	e (T _A)																									
P	ARAMETER			TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		V _{cc}		25°C		–40°	C to 85	°C	–55°	C to 125	s°C	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX																							
V _{OL}	Low-level output voltage		I _{OL} = 20 μΑ	4.5 V			0.1			0.1			0.1	V																						
		V _{IL}	I _{OL} = 4 mA	4.5 V			0.26			0.33			0.4																							
II	Input leakage current	V _I = V _{CC} and GND	I _O = 0	5.5 V			±0.1			±1			±1	μА																						
I _{CC}	Supply current	V _I = V _{CC} or GND	I _O = 0	5.5 V			2			20			40	μА																						
ΔI _{CC} (1)	Additional Quiescent Device Current Per Input Pin	V _I = V _{CC} - 2.1		4.5 V to 5.5 V		100	360			450			490	μА																						
Ci	Input capacitance			5 V			10			10			10	pF																						

⁽¹⁾ For dual-supply systems theoretical worst case (V_1 = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

6.5 Switching Characteristics

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

	1 0 1		J , , , , ,				_	- (,			
				TEST CONDITIO NS		Operating free-air temperature (T _A)									
	PARAMETER	FROM	то		V _{cc}	c 25°C		-40°C to 85°C			-55°C to 125°C		UNIT		
						MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
+ .	Propagation delay	A or B	Υ	C _L = 50 pF	4.5 V			24			30			36	ns
ι _{pd}		A or B	Υ	C _L = 15 pF	5 V		9								113
t _t	Transition-time		Υ	C _L = 50 pF	4.5 V			15			19			22	ns

6.6 Operating Characteristics


over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
C _{pd}	Power dissipation capacitance per gate	No load	5 V		9	pF

6.7 Typical Characteristics


 $T_A = 25^{\circ}C$





7 Parameter Measurement Information

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_t < 6 ns.
- · The outputs are measured one at a time, with one input transition per measurement.




Output $\frac{10\%}{10\%}$ $\frac{10\%}{10\%}$

A. C_L= 50 pF and includes probe and jig capacitance.

Figure 7-1. Load Circuit

A. t_t is the greater of t_r and t_f .

Figure 7-2. Voltage Waveforms Transition Times



A. The maximum between t_{PLH} and t_{PHL} is used for t_{pd}.

Figure 7-3. Voltage Waveforms Propagation Delays




8 Detailed Description

8.1 Overview

This device contains four independent 2-input NAND gates with open-drain outputs. Each gate performs the Boolean function $Y = \overline{A \bullet B}$ in positive logic.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 CMOS Open-Drain Outputs

The open-drain output allows the device to sink current to GND but not to source current from V_{CC} . When the output is not actively pulling the line low, it will go into a high impedance state. This allows the device to be used for a wide variety of applications, including up-translation and down-translation, as the output voltage can be determined by an external pull-up resistor.

The current drive capability of this device creates fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined the in the Section 6.1 must be followed at all times.

The CD74HCT03 can drive a load with a total capacitance less than or equal to the maximum load listed in the Section 6.5 connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the Section 6.1.

8.3.2 TTL-Compatible CMOS Inputs

TTL-Compatible CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the Section 6.4. The worst case resistance is calculated with the maximum input voltage, given in the Section 6.1, and the maximum input leakage current, given in the Section 6.4, using ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in the Section 6.2 to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the TTL-compatible CMOS input.

TTL-Compatible CMOS inputs have a lower threshold voltage than standard CMOS inputs to allow for compatibility with older bipolar logic devices. See the Section 6.2 for the valid input voltages for the CD74HCT03.

8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8-1.

CAUTION

Voltages beyond the values specified in the Section 6.1 table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

Table 8-1. Function Table

INP	UTS	OUTPUT				
Α	В	Y				
Н	Н	L				
L	Х	Z				
X	L	Z				

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

In this application, one 2-input open-drain NAND gate is used as shown in *Figure 9-1*. The other three gates can be used for other applications in the system, or the inputs can be grounded and the channels left unused.

This device is used to directly control an LED. The LED is on when the inputs are both high, and off any other time.

9.2 Typical Application




Figure 9-1. Typical application schematic

9.2.1 Design Requirements

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the Section 6.2. The supply voltage sets the device's electrical characteristics as described in the Section 6.4.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the CD74HCT03 plus the maximum supply current, I_{CC} , listed in Section 6.4. The logic device can only sink as much current as is provided by the external pull-up resistor or other supply source. Be sure not to exceed the maximum total current through GND listed in the Section 6.1.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and C_{pd} Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_J(max)$ listed in the Section 6.1, is an additional limitation to prevent damage to the device. Do not violate any values listed in the Section 6.1. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used

for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the CD74HCT03, as specified in the Section 6.4, and the desired input transition rate. A $10-k\Omega$ resistor value is often used due to these factors.

Refer to the Section 8.3 for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Section 6.4*. The plot in provides a typical relationship between output voltage and current for this device.

Open-drain outputs can be directly connected together to produce a wired-AND. This is possible because the outputs cannot source current, and thus can never be in bus-contention.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to Section 8.3 for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the Section 11.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the CD74HCT03 to the receiving device.
- 3. Ensure the resistive load at the output is larger than (V_{CC} / I_O(max)) Ω. This will ensure that the maximum output current from the *Section 6.1* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

9.2.3 Application Curves




Figure 9-2. Typical application timing diagram



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Section 6.2*. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in *Figure 11-1*.



11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC}, whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




Figure 11-1. Example layout for the CD74HCT03



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- · Designing with Logic

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 11-May-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD54HCT03F3A	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT03F3A	Samples
CD74HCT03E	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT03E	Samples
CD74HCT03M96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HCT03M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 11-May-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HCT03, CD74HCT03:

◆ Catalog : CD74HCT03

Military: CD54HCT03

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCT03M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HCT03M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HCT03M96	SOIC	D	14	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1



www.ti.com 12-May-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HCT03M96	SOIC	D	14	2500	356.0	356.0	35.0
CD74HCT03M96	SOIC	D	14	2500	356.0	356.0	35.0
CD74HCT03M96	SOIC	D	14	2500	366.0	364.0	50.0

PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HCT03E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT03E	N	PDIP	14	25	506	13.97	11230	4.32

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated